{"id":"https://openalex.org/W3216664975","doi":"https://doi.org/10.1109/icfpt52863.2021.9609927","title":"APIR-DSP: An approximate PIR-DSP architecture for error-tolerant applications","display_name":"APIR-DSP: An approximate PIR-DSP architecture for error-tolerant applications","publication_year":2021,"publication_date":"2021-11-23","ids":{"openalex":"https://openalex.org/W3216664975","doi":"https://doi.org/10.1109/icfpt52863.2021.9609927","mag":"3216664975"},"language":"en","primary_location":{"id":"doi:10.1109/icfpt52863.2021.9609927","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icfpt52863.2021.9609927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Conference on Field-Programmable Technology (ICFPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102916567","display_name":"Yuan Dai","orcid":"https://orcid.org/0009-0005-9086-7015"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuan Dai","raw_affiliation_strings":["State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100607133","display_name":"Simin Liu","orcid":"https://orcid.org/0000-0002-8696-4833"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Simin Liu","raw_affiliation_strings":["State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075889207","display_name":"Yao Lu","orcid":"https://orcid.org/0000-0002-5510-1402"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yao Lu","raw_affiliation_strings":["State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100396802","display_name":"Hao Zhou","orcid":"https://orcid.org/0000-0001-7339-9006"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Zhou","raw_affiliation_strings":["State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047461191","display_name":"S A Rasoulinezhad","orcid":"https://orcid.org/0000-0002-7366-8533"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"SeyedRamin Rasoulinezhad","raw_affiliation_strings":["School of Electrical and Information Engineering, The University of Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, The University of Sydney, Australia","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037482622","display_name":"Wai Yie Leong","orcid":"https://orcid.org/0000-0002-5389-1121"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Philip H.W. Leong","raw_affiliation_strings":["School of Electrical and Information Engineering, The University of Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, The University of Sydney, Australia","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002732486","display_name":"Lingli Wang","orcid":"https://orcid.org/0000-0002-0579-3527"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingli Wang","raw_affiliation_strings":["State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5102916567"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14718495,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.8330541849136353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6979596614837646},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5502533912658691},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4602261185646057},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.45100441575050354},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4353005886077881},{"id":"https://openalex.org/keywords/texas-instruments-davinci","display_name":"Texas Instruments DaVinci","score":0.4163368046283722},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40532875061035156},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.3465665578842163},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10620918869972229}],"concepts":[{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.8330541849136353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6979596614837646},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5502533912658691},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4602261185646057},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.45100441575050354},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4353005886077881},{"id":"https://openalex.org/C45549533","wikidata":"https://www.wikidata.org/wiki/Q7707766","display_name":"Texas Instruments DaVinci","level":4,"score":0.4163368046283722},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40532875061035156},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.3465665578842163},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10620918869972229},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icfpt52863.2021.9609927","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icfpt52863.2021.9609927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Conference on Field-Programmable Technology (ICFPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6990557108","display_name":null,"funder_award_id":"61971143","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2020217519","https://openalex.org/W2023428606","https://openalex.org/W2108351048","https://openalex.org/W2114025510","https://openalex.org/W2163605009","https://openalex.org/W2194775991","https://openalex.org/W2346205343","https://openalex.org/W2547197271","https://openalex.org/W2565125333","https://openalex.org/W2761757071","https://openalex.org/W2762597430","https://openalex.org/W2903735800","https://openalex.org/W2949275038","https://openalex.org/W2963122961","https://openalex.org/W3028955404","https://openalex.org/W3033033241","https://openalex.org/W3071517735","https://openalex.org/W3166559827"],"related_works":["https://openalex.org/W2390600871","https://openalex.org/W2379610108","https://openalex.org/W2319687164","https://openalex.org/W2373806376","https://openalex.org/W2348897940","https://openalex.org/W2616811039","https://openalex.org/W2167555800","https://openalex.org/W2077289773","https://openalex.org/W2356465519","https://openalex.org/W1927072911"],"abstract_inverted_index":{"In":[0,19,51],"error-tolerant":[1],"applications":[2],"such":[3],"as":[4],"low-precision":[5,90],"DNNs":[6],"and":[7,48,61,87,93,101,105,149,177],"digital":[8],"filters,":[9],"approximate":[10,36],"arithmetic":[11],"circuits":[12],"can":[13],"significantly":[14,97],"reduce":[15,49],"hardware":[16,103],"resource":[17],"utilization.":[18],"this":[20,74],"work":[21],"we":[22,76],"propose":[23],"an":[24,35,130,167],"embedded":[25,112],"block":[26],"for":[27,142,153],"field-programmable":[28],"gate":[29],"arrays,":[30],"called":[31],"APIR-DSP,":[32],"which":[33,63],"incorporates":[34],"9\u00d79":[37],"hard":[38],"multiplier":[39],"based":[40,58],"on":[41,59,146,155],"the":[42,88,109,127,164],"PIR-DSP":[43],"architecture":[44],"to":[45],"improve":[46],"speed":[47],"area.":[50],"addition,":[52],"a":[53],"DSP":[54,69,99],"unit":[55],"evaluation":[56],"platform":[57],"Yosys":[60],"VPR":[62],"packs":[64],"multiply":[65],"accumulate":[66],"operations":[67],"into":[68],"blocks":[70],"is":[71,119,124,144,158,180],"developed.":[72],"Using":[73],"tool":[75],"synthesis":[77],"designs":[78],"from":[79],"Verilog":[80],"implementations":[81],"of":[82,129,170,175],"matrix":[83],"multiplication":[84],"in":[85],"DeepBench":[86],"DoReFaNet":[89],"neural":[91],"network":[92],"show":[94,162],"that":[95,121,163],"APIR-DSP":[96,165],"reduces":[98],"resources":[100],"improves":[102],"utilization":[104],"performance":[106],"compared":[107,184],"with":[108,115,126,185],"Xilinx":[110],"DSP48E2":[111],"block.":[113],"Compared":[114],"exact":[116],"multiplication,":[117],"it":[118],"shown":[120],"accuracy":[122,140,151],"loss":[123,141,152],"optimized":[125],"SNR":[128],"FIR":[131],"filter":[132],"being":[133],"reduced":[134,181],"by":[135,182],"1.03":[136],"dB.":[137],"For":[138],"DNNs,":[139],"AlexNet":[143],"0.31%":[145],"CIFAR10":[147],"dataset":[148,157],"no":[150],"LeNet":[154],"MNIST":[156],"observed.":[159],"Synthesis":[160],"results":[161],"enjoys":[166],"area":[168],"reduction":[169,174],"21.60%,":[171],"critical":[172],"path":[173],"4.85%":[176],"power":[178],"consumption":[179],"2.80%,":[183],"PIR-DSP.":[186]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}