{"id":"https://openalex.org/W2964600433","doi":"https://doi.org/10.1109/icess.2019.8782441","title":"SLAM: High Performance and Energy Efficient Hybrid Last Level Cache Architecture for Multicore Embedded Systems","display_name":"SLAM: High Performance and Energy Efficient Hybrid Last Level Cache Architecture for Multicore Embedded Systems","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2964600433","doi":"https://doi.org/10.1109/icess.2019.8782441","mag":"2964600433"},"language":"en","primary_location":{"id":"doi:10.1109/icess.2019.8782441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icess.2019.8782441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Conference on Embedded Software and Systems (ICESS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009006680","display_name":"Swapnil Bhosale","orcid":"https://orcid.org/0000-0001-8299-7569"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swapnil Bhosale","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, U.S.A","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018382547","display_name":"Sudeep Pasricha","orcid":"https://orcid.org/0000-0002-0846-0066"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudeep Pasricha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, U.S.A","institution_ids":["https://openalex.org/I92446798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I92446798"],"apc_list":null,"apc_paid":null,"fwci":0.8628,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67997965,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7881895303726196},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7860842943191528},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7322210073471069},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6792275309562683},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6582540273666382},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5399001836776733},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5392946004867554},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5334475636482239},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4687856435775757},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.45119237899780273},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3704146444797516},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23296016454696655},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11461308598518372}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7881895303726196},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7860842943191528},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7322210073471069},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6792275309562683},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6582540273666382},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5399001836776733},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5392946004867554},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5334475636482239},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4687856435775757},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.45119237899780273},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3704146444797516},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23296016454696655},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11461308598518372},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icess.2019.8782441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icess.2019.8782441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Conference on Embedded Software and Systems (ICESS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1979955706","https://openalex.org/W1991342601","https://openalex.org/W2038229768","https://openalex.org/W2042647384","https://openalex.org/W2112388836","https://openalex.org/W2114915204","https://openalex.org/W2127419525","https://openalex.org/W2142276919","https://openalex.org/W2150047813","https://openalex.org/W2151937931","https://openalex.org/W2156159026","https://openalex.org/W2293209826","https://openalex.org/W2529248411","https://openalex.org/W2552027225","https://openalex.org/W2599162857","https://openalex.org/W2762644533","https://openalex.org/W2981757023","https://openalex.org/W3147620158","https://openalex.org/W3152241699","https://openalex.org/W4231378725","https://openalex.org/W6682917345","https://openalex.org/W6728964506"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2167303720","https://openalex.org/W2133682266","https://openalex.org/W2154109900","https://openalex.org/W2497617944","https://openalex.org/W3019064768","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966","https://openalex.org/W3019683061"],"abstract_inverted_index":{"Memory":[0,35],"performance":[1,98],"is":[2],"a":[3,17,56],"significant":[4],"bottleneck":[5],"in":[6],"modern":[7],"embedded":[8],"multicore":[9],"chip":[10],"designs.":[11],"In":[12],"this":[13],"paper,":[14],"we":[15],"propose":[16,55],"hybrid":[18,50,70],"last":[19],"level":[20],"cache":[21],"(LLC)":[22],"architecture":[23],"called":[24],"SLAM":[25,85],"that":[26,84],"combines":[27],"SRAM":[28],"and":[29,47,72,88,94,96,111],"emerging":[30],"Spin-Transfer":[31],"Torque":[32],"Random":[33],"Access":[34],"(STTRAM)":[36],"to":[37,43,60,64,101,106],"provide":[38],"better":[39],"power-performance":[40],"tradeoff":[41],"compared":[42,100],"conventional":[44],"SRAM-only,":[45],"STTRAM-only,":[46],"previously":[48],"proposed":[49,104],"STTRAM-SRAM":[51],"LLC":[52,71,91],"architectures.":[53],"We":[54],"framework":[57],"(called":[58],"SLAM)":[59],"reduce":[61,107],"write":[62,76,109,112],"operations":[63],"the":[65,69,75,108],"STTRAM":[66,115],"region":[67],"of":[68,78,114],"consequently":[73],"minimize":[74],"energy":[77,92,113],"STTRAM.":[79],"Our":[80],"experimental":[81],"results":[82],"show":[83],"achieves":[86],"29.23%":[87],"5.94%":[89],"total":[90],"savings":[93],"6.863%":[95],"0.407%":[97],"improvement":[99],"two":[102],"state-of-the-art":[103],"techniques":[105],"latency":[110],"for":[116],"various":[117],"parallel":[118],"applications.":[119]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}