{"id":"https://openalex.org/W1966701144","doi":"https://doi.org/10.1109/ices.2014.7008726","title":"Evolutionary digital circuit design with fast candidate solution establishment in field programmable gate arrays","display_name":"Evolutionary digital circuit design with fast candidate solution establishment in field programmable gate arrays","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1966701144","doi":"https://doi.org/10.1109/ices.2014.7008726","mag":"1966701144"},"language":"en","primary_location":{"id":"doi:10.1109/ices.2014.7008726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ices.2014.7008726","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on Evolvable Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064109259","display_name":"Roland Dobai","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Roland Dobai","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Faculty of Inf. Technol., Brno Univ. of Technol., Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Faculty of Inf. Technol., Brno Univ. of Technol., Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051938848","display_name":"Kyrre Glette","orcid":"https://orcid.org/0000-0003-3550-3225"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Kyrre Glette","raw_affiliation_strings":["Department of Informatics, University of Oslo, Blindern, Oslo, Norway","Dept. of Informatics, University of Oslo, P.O. Box 1080 Blindern, 0316, Norway"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Blindern, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Dept. of Informatics, University of Oslo, P.O. Box 1080 Blindern, 0316, Norway","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071144214","display_name":"Jim T\u00f8rresen","orcid":"https://orcid.org/0000-0003-0556-0288"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Jim Torresen","raw_affiliation_strings":["Department of Informatics, University of Oslo, Blindern, Oslo, Norway","Dept. of Informatics, University of Oslo, P.O. Box 1080 Blindern, 0316, Norway"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Blindern, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Dept. of Informatics, University of Oslo, P.O. Box 1080 Blindern, 0316, Norway","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055549968","display_name":"Luk\u00e1\u0161 Sekanina","orcid":"https://orcid.org/0000-0002-2693-9011"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Lukas Sekanina","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Faculty of Inf. Technol., Brno Univ. of Technol., Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Faculty of Inf. Technol., Brno Univ. of Technol., Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2606","issue":null,"first_page":"85","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10100","display_name":"Metaheuristic Optimization Algorithms Research","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9616000056266785,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8465402126312256},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6526070833206177},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.6027112007141113},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.5451526045799255},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5253181457519531},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5111661553382874},{"id":"https://openalex.org/keywords/evolutionary-algorithm","display_name":"Evolutionary algorithm","score":0.5030423998832703},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4808841049671173},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46828410029411316},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42270639538764954},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4171963632106781},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3905162513256073},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37781280279159546},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3378601372241974},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19259434938430786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16941365599632263},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1417129635810852},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10905569791793823},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08754995465278625}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8465402126312256},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6526070833206177},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.6027112007141113},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.5451526045799255},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5253181457519531},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5111661553382874},{"id":"https://openalex.org/C159149176","wikidata":"https://www.wikidata.org/wiki/Q14489129","display_name":"Evolutionary algorithm","level":2,"score":0.5030423998832703},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4808841049671173},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46828410029411316},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42270639538764954},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4171963632106781},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3905162513256073},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37781280279159546},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3378601372241974},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19259434938430786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16941365599632263},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1417129635810852},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10905569791793823},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08754995465278625},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ices.2014.7008726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ices.2014.7008726","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on Evolvable Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1482332706","https://openalex.org/W1498755938","https://openalex.org/W1572929635","https://openalex.org/W1994337600","https://openalex.org/W2010132259","https://openalex.org/W2058447763","https://openalex.org/W2090389046","https://openalex.org/W2118621726","https://openalex.org/W2129652299","https://openalex.org/W2133707340","https://openalex.org/W2136152916","https://openalex.org/W2270187207","https://openalex.org/W2604796233","https://openalex.org/W2911604042","https://openalex.org/W4210946193","https://openalex.org/W4211163909","https://openalex.org/W4213333889","https://openalex.org/W6694159221"],"related_works":["https://openalex.org/W2060295827","https://openalex.org/W2014165129","https://openalex.org/W2147419146","https://openalex.org/W3105918491","https://openalex.org/W1824890374","https://openalex.org/W2135636985","https://openalex.org/W2466591189","https://openalex.org/W2376859467","https://openalex.org/W2197466303","https://openalex.org/W2462231960"],"abstract_inverted_index":{"Field":[0],"programmable":[1],"gate":[2],"arrays":[3],"(FPGAs)":[4],"are":[5],"a":[6,21,57,76,120],"popular":[7],"platform":[8],"for":[9,44,63,85],"evolving":[10],"digital":[11],"circuits.":[12],"FPGAs":[13],"allow":[14],"to":[15],"be":[16],"reconfigured":[17],"partially":[18],"which":[19],"provides":[20],"natural":[22],"way":[23,77],"of":[24,35,49,101,109,115],"establishing":[25,86],"candidate":[26,50,70,89,117],"solutions.":[27],"Recent":[28],"research":[29],"focuses":[30],"on":[31],"the":[32,69,87,98],"hardware":[33],"implementation":[34],"evolutionary":[36,64],"design":[37],"platforms.":[38],"Several":[39],"approaches":[40],"have":[41],"been":[42],"developed":[43],"effective":[45],"establishment":[46],"and":[47,104],"evaluation":[48],"solutions":[51,118,126],"in":[52,74,91,119],"FPGAs.":[53],"In":[54],"this":[55],"paper":[56],"new":[58],"mutation":[59],"operator":[60],"is":[61,72,83],"proposed":[62],"algorithms.":[65],"The":[66,93],"chromosome":[67],"representing":[68],"solution":[71,90],"mutated":[73,88],"such":[75],"that":[78,97],"only":[79],"one":[80],"configuration":[81,102],"frame":[82],"required":[84],"hardware.":[92],"experimental":[94],"results":[95],"confirm":[96],"reduced":[99],"number":[100],"frames":[103],"mutations":[105],"at":[106],"lower":[107],"level":[108],"granularity":[110],"ensure":[111],"faster":[112],"evolution,":[113],"generation":[114],"more":[116],"given":[121],"time":[122],"as":[123,125],"well":[124],"with":[127],"better":[128],"quality.":[129]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}