{"id":"https://openalex.org/W4392944538","doi":"https://doi.org/10.1109/iceic61013.2024.10457139","title":"Speed-Area-Power Efficient Ternary Logic Gate Implementation Based on Typical MOS Transistors","display_name":"Speed-Area-Power Efficient Ternary Logic Gate Implementation Based on Typical MOS Transistors","publication_year":2024,"publication_date":"2024-01-28","ids":{"openalex":"https://openalex.org/W4392944538","doi":"https://doi.org/10.1109/iceic61013.2024.10457139"},"language":"en","primary_location":{"id":"doi:10.1109/iceic61013.2024.10457139","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iceic61013.2024.10457139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048530819","display_name":"Gihyeon Jeon","orcid":null},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Gihyeon Jeon","raw_affiliation_strings":["School of Electronic and Electrical Engineering, Kyungpook National University,Daegu,Korea","School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University,Daegu,Korea","institution_ids":["https://openalex.org/I31419693"]},{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030304824","display_name":"Daejin Park","orcid":"https://orcid.org/0000-0002-5560-873X"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Daejin Park","raw_affiliation_strings":["School of Electronic and Electrical Engineering, Kyungpook National University,Daegu,Korea","School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University,Daegu,Korea","institution_ids":["https://openalex.org/I31419693"]},{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Korea","institution_ids":["https://openalex.org/I31419693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5048530819"],"corresponding_institution_ids":["https://openalex.org/I31419693"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02313628,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.7308434247970581},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6664647459983826},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5642274618148804},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.546421468257904},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4917800724506378},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48427027463912964},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4826577305793762},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46583524346351624},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4332923889160156},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.43078941106796265},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18038257956504822},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1719152331352234},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08560347557067871}],"concepts":[{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.7308434247970581},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6664647459983826},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5642274618148804},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.546421468257904},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4917800724506378},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48427027463912964},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4826577305793762},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46583524346351624},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4332923889160156},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.43078941106796265},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18038257956504822},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1719152331352234},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08560347557067871},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iceic61013.2024.10457139","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iceic61013.2024.10457139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1954081911","display_name":null,"funder_award_id":"4199990113966,NRF-2018R1A6A1A03025109,NRF-2022R111A3069260,2020M3H2A1078119,2021-0-00944,2022-0-01170,RS-2023-00228970,RS-2022-00156389","funder_id":"https://openalex.org/F4320322202","funder_display_name":"IC Design Education Center"}],"funders":[{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1974790796","https://openalex.org/W2016936938","https://openalex.org/W3135345224"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2542337934","https://openalex.org/W1977171228","https://openalex.org/W1987454796","https://openalex.org/W2326871975","https://openalex.org/W2766377030","https://openalex.org/W1985308002"],"abstract_inverted_index":{"Previous":[0],"papers":[1],"have":[2],"focused":[3],"solely":[4],"on":[5],"designing":[6,26],"ternary":[7,15,27,73],"logic":[8,16,28],"gates":[9,29],"or":[10],"constructing":[11],"adders":[12],"using":[13,30,79],"predesigned":[14],"gates.":[17],"However,":[18],"this":[19,43],"paper":[20,44,69],"takes":[21],"a":[22,38,46],"novel":[23],"approach":[24],"by":[25,76],"typical":[31],"MOSFETs":[32],"and":[33,55,66,81],"employs":[34],"them":[35],"to":[36,90],"construct":[37],"ripple":[39,52,57],"carry":[40,53,58],"adder.":[41,94],"Furthermore,":[42],"conducts":[45],"comprehensive":[47],"comparison":[48],"between":[49],"the":[50,72,77,91],"resulting":[51],"adder":[54,59,74],"binary":[56,93],"in":[60],"terms":[61],"of":[62],"speed,":[63],"power(energy)":[64],"consumption,":[65],"area.":[67],"This":[68],"demonstrates":[70],"that":[71],"designed":[75],"author,":[78],"PSpice":[80],"Verilog":[82],"with":[83],"VPI,":[84],"can":[85],"exhibit":[86],"differences":[87],"75%":[88],"compared":[89],"conventional":[92]},"counts_by_year":[],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}