{"id":"https://openalex.org/W4323824494","doi":"https://doi.org/10.1109/iceic57457.2023.10049908","title":"Regression Model-based VCO Design Optimization Technique","display_name":"Regression Model-based VCO Design Optimization Technique","publication_year":2023,"publication_date":"2023-02-05","ids":{"openalex":"https://openalex.org/W4323824494","doi":"https://doi.org/10.1109/iceic57457.2023.10049908"},"language":"en","primary_location":{"id":"doi:10.1109/iceic57457.2023.10049908","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iceic57457.2023.10049908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025256378","display_name":"Jin-Won Hyun","orcid":"https://orcid.org/0000-0001-7150-0991"},"institutions":[{"id":"https://openalex.org/I118373667","display_name":"Seoul National University of Science and Technology","ror":"https://ror.org/00chfja07","country_code":"KR","type":"education","lineage":["https://openalex.org/I118373667"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jin-Won Hyun","raw_affiliation_strings":["Seoul National University of Science and Technology,Department of Electronic Engineering,Seoul,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University of Science and Technology,Department of Electronic Engineering,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I118373667"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087787392","display_name":"Jae-Won Nam","orcid":"https://orcid.org/0000-0003-0986-4107"},"institutions":[{"id":"https://openalex.org/I118373667","display_name":"Seoul National University of Science and Technology","ror":"https://ror.org/00chfja07","country_code":"KR","type":"education","lineage":["https://openalex.org/I118373667"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Won Nam","raw_affiliation_strings":["Seoul National University of Science and Technology,Department of Electronic Engineering,Seoul,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University of Science and Technology,Department of Electronic Engineering,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I118373667"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I118373667"],"apc_list":null,"apc_paid":null,"fwci":0.5409,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47634028,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6370795369148254},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5998194217681885},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.561463475227356},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5401180982589722},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5026748180389404},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4958392083644867},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4798552393913269},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4788498878479004},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46065661311149597},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4553331732749939},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.4327700138092041},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4165801405906677},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2668788731098175},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23520392179489136},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20464658737182617},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17902734875679016},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15125736594200134}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6370795369148254},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5998194217681885},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.561463475227356},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5401180982589722},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5026748180389404},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4958392083644867},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4798552393913269},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4788498878479004},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46065661311149597},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4553331732749939},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.4327700138092041},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4165801405906677},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2668788731098175},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23520392179489136},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20464658737182617},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17902734875679016},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15125736594200134},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iceic57457.2023.10049908","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iceic57457.2023.10049908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/14","score":0.8199999928474426,"display_name":"Life below water"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2102596261","https://openalex.org/W2141776905","https://openalex.org/W2557755347","https://openalex.org/W3169517138","https://openalex.org/W4210505961"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W2059530328","https://openalex.org/W3207169898","https://openalex.org/W2951650892","https://openalex.org/W2331259470","https://openalex.org/W2295569708","https://openalex.org/W2042338187","https://openalex.org/W4242619554"],"abstract_inverted_index":{"Along":[0],"with":[1,88,110,157],"technology":[2,33],"advancements,":[3],"implementing":[4],"digital":[5,12,59],"signal":[6],"processing":[7],"has":[8,20],"become":[9],"easier":[10],"through":[11],"circuit":[13,19,52,69],"design":[14,27,53,70,77,97,123,137],"automation.":[15],"However,":[16],"an":[17,56,67,101],"analog":[18,51,68,96,136],"too":[21],"many":[22],"obstacles":[23],"to":[24,35,122],"adopt":[25],"a":[26,31,48,81,89,115,124],"automation":[28,138],"flow":[29,71],"in":[30,85,114,127,148,155],"scaled-down":[32],"due":[34],"the":[36,75,95,107,128,134,152],"relatively":[37],"increased":[38],"PVT":[39],"(process-voltage-temperature)":[40],"variations":[41],"and":[42],"enlarged":[43],"mismatch":[44],"errors,":[45],"thus":[46],"requiring":[47],"careful":[49],"full-custom":[50],"or":[54],"employing":[55],"intensive":[57],"back-end":[58],"calibration":[60],"engine.":[61],"In":[62],"this":[63],"study,":[64],"we":[65,99,120,140],"implement":[66],"that":[72,105],"quickly":[73],"finds":[74],"optimal":[76],"point":[78],"enabled":[79],"by":[80],"high-level":[82],"simulator":[83],"programmed":[84],"Ocean":[86],"scripts":[87],"machine":[90],"learning":[91,117],"algorithm.":[92],"To":[93],"reduce":[94],"effort,":[98],"train":[100],"ANN":[102],"regression":[103],"model":[104],"predicts":[106],"top-performing":[108],"candidates":[109],"reasonable":[111],"SPICE":[112,158],"simulations":[113],"supervised":[116],"process.":[118,131],"Here,":[119],"aimed":[121],"ring":[125],"oscillator":[126],"65nm":[129],"CMOS":[130],"By":[132],"using":[133],"proposed":[135],"strategy,":[139],"focused":[141],"on":[142],"jitter-power":[143],"figure-of-merit":[144],"(FOMJ)":[145],"optimization,":[146],"resulting":[147],"99.84%":[149],"accuracy":[150],"of":[151],"final":[153],"performance":[154],"comparison":[156],"simulation.":[159]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}