{"id":"https://openalex.org/W4323831236","doi":"https://doi.org/10.1109/iceic57457.2023.10049900","title":"Direct Phase Control in Digital Phase-Locked Loop Mitigating Loop Delay Effect inside Digital Filter","display_name":"Direct Phase Control in Digital Phase-Locked Loop Mitigating Loop Delay Effect inside Digital Filter","publication_year":2023,"publication_date":"2023-02-05","ids":{"openalex":"https://openalex.org/W4323831236","doi":"https://doi.org/10.1109/iceic57457.2023.10049900"},"language":"en","primary_location":{"id":"doi:10.1109/iceic57457.2023.10049900","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iceic57457.2023.10049900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079858437","display_name":"In-Woo Jang","orcid":"https://orcid.org/0009-0009-2663-6561"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"In-Woo Jang","raw_affiliation_strings":["Hanyang University,School of Electrical Engineering,Ansan,South Korea","School of Electrical Engineering, Hanyang University, Ansan, South Korea"],"affiliations":[{"raw_affiliation_string":"Hanyang University,School of Electrical Engineering,Ansan,South Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"School of Electrical Engineering, Hanyang University, Ansan, South Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037317381","display_name":"Min-Seong Choo","orcid":"https://orcid.org/0000-0002-8638-6332"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Min-Seong Choo","raw_affiliation_strings":["Hanyang University,School of Electrical Engineering,Ansan,South Korea","School of Electrical Engineering, Hanyang University, Ansan, South Korea"],"affiliations":[{"raw_affiliation_string":"Hanyang University,School of Electrical Engineering,Ansan,South Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"School of Electrical Engineering, Hanyang University, Ansan, South Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079858437"],"corresponding_institution_ids":["https://openalex.org/I4575257"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01501005,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9034591913223267},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.8807772397994995},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.6684344410896301},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6164540648460388},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.5674858093261719},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5481508374214172},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5141449570655823},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.46994760632514954},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.45900437235832214},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4342881441116333},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42373210191726685},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.41464605927467346},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4043639004230499},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.3945084810256958},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.3764588236808777},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3522629141807556},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3331603407859802},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3008875846862793},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18193331360816956},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.1534717082977295},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08689215779304504}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9034591913223267},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.8807772397994995},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.6684344410896301},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6164540648460388},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.5674858093261719},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5481508374214172},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5141449570655823},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.46994760632514954},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.45900437235832214},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4342881441116333},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42373210191726685},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.41464605927467346},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4043639004230499},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.3945084810256958},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.3764588236808777},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3522629141807556},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3331603407859802},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3008875846862793},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18193331360816956},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.1534717082977295},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08689215779304504},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iceic57457.2023.10049900","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iceic57457.2023.10049900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"},{"id":"https://openalex.org/F4320321142","display_name":"Hanyang University","ror":"https://ror.org/046865y68"},{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4381745543","https://openalex.org/W2054263477","https://openalex.org/W2114897461","https://openalex.org/W2103790907","https://openalex.org/W2376275105","https://openalex.org/W1538676270","https://openalex.org/W2899351227","https://openalex.org/W4385624389","https://openalex.org/W1990401855","https://openalex.org/W2124954209"],"abstract_inverted_index":{"A":[0],"digital":[1,16],"phase-locked":[2],"loop":[3,17,124,138],"(DPLL)":[4],"consists":[5],"of":[6,76,85,125,136],"a":[7,15,23,47,65,111,130],"time-to-digital":[8],"converter":[9],"(TDC)":[10],"or":[11,83],"phase":[12,84],"detector":[13],"(PD),":[14],"filter":[18,78],"(DLF),":[19],"an":[20],"oscillator,":[21],"and":[22,41,45,50,94,152],"divider.":[24],"DPLL":[25,71,87,143],"has":[26,46],"several":[27],"advantages":[28],"over":[29],"traditional":[30],"analog":[31],"charge-pump":[32],"(CP)":[33],"PLL.":[34],"It":[35,100],"is":[36,88,101,119,129,139,150],"resistant":[37],"to":[38,103,145],"process,":[39],"voltage,":[40],"temperature":[42],"(PVT)":[43],"variations":[44],"large":[48,61,112],"voltage":[49],"frequency":[51,82,106],"synthesis":[52],"range.":[53],"To":[54],"achieve":[55],"the":[56,74,77,86,92,98,105,117,122,126,134,137,147],"desired":[57],"bandwidth,":[58],"CPPLLs":[59],"require":[60],"capacitance":[62],"that":[63,133],"occupies":[64],"significant":[66],"silicon":[67],"area.":[68],"In":[69],"comparison,":[70],"can":[72],"reduce":[73],"size":[75],"capacitor.":[79],"The":[80],"synthesized":[81],"adjusted":[89],"both":[90],"with":[91,110],"proportional":[93,113],"integral":[95],"path":[96],"inside":[97],"DLF.":[99],"difficult":[102],"adjust":[104],"all":[107],"at":[108],"once":[109],"gain.":[114],"And":[115],"if":[116],"delay":[118],"formed":[120],"in":[121,132,154],"entire":[123],"PLL,":[127],"there":[128],"problem":[131],"stability":[135],"reduced.":[140],"An":[141],"improved":[142],"model":[144],"overcome":[146],"aforementioned":[148],"defects":[149],"proposed":[151],"validated":[153],"this":[155],"manuscript.":[156]},"counts_by_year":[],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}