{"id":"https://openalex.org/W4323824356","doi":"https://doi.org/10.1109/iceic57457.2023.10049891","title":"Module Implementation and Simulation of Timing Constraint Check Function of I2C Protocol Using Verilog","display_name":"Module Implementation and Simulation of Timing Constraint Check Function of I2C Protocol Using Verilog","publication_year":2023,"publication_date":"2023-02-05","ids":{"openalex":"https://openalex.org/W4323824356","doi":"https://doi.org/10.1109/iceic57457.2023.10049891"},"language":"en","primary_location":{"id":"doi:10.1109/iceic57457.2023.10049891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceic57457.2023.10049891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103044591","display_name":"Juncheol Lee","orcid":"https://orcid.org/0000-0003-3058-4759"},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jun-Cheol Lee","raw_affiliation_strings":["Kwangwoon University,Department of Electrical Engineering,Seoul,Republic of Korea","Department of Electrical Engineering, Kwangwoon University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kwangwoon University,Department of Electrical Engineering,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I161024014"]},{"raw_affiliation_string":"Department of Electrical Engineering, Kwangwoon University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I161024014"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Tae-Oh Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Tae-Oh Kim","raw_affiliation_strings":["Kwangwoon University,Department of Electronics Convergence Engineering,Seoul,Republic of Korea","Department of Electronics Convergence Engineering, Kwangwoon University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kwangwoon University,Department of Electronics Convergence Engineering,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I161024014"]},{"raw_affiliation_string":"Department of Electronics Convergence Engineering, Kwangwoon University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I161024014"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045809760","display_name":"Joo\u2010Hyung Chae","orcid":"https://orcid.org/0000-0001-6354-5612"},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joo-Hyung Chae","raw_affiliation_strings":["Kwangwoon University,Department of Electronics and Communications Engineering,Seoul,Republic of Korea","Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kwangwoon University,Department of Electronics and Communications Engineering,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I161024014"]},{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I161024014"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161024014"],"apc_list":null,"apc_paid":null,"fwci":1.3253,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77716688,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7363585233688354},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6247575879096985},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5463616251945496},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.4887373447418213},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4754328727722168},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.45078244805336},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.44931310415267944},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.42225381731987},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3379554748535156},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2723143696784973},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23078006505966187},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14680227637290955},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09576603770256042}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7363585233688354},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6247575879096985},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5463616251945496},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.4887373447418213},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4754328727722168},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.45078244805336},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.44931310415267944},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.42225381731987},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3379554748535156},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2723143696784973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23078006505966187},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14680227637290955},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09576603770256042},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iceic57457.2023.10049891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceic57457.2023.10049891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1761969858","https://openalex.org/W2371211312","https://openalex.org/W2110367374","https://openalex.org/W2391470376","https://openalex.org/W2118330589","https://openalex.org/W2159551383","https://openalex.org/W3151506308","https://openalex.org/W2471362132","https://openalex.org/W2117342402","https://openalex.org/W2387139896"],"abstract_inverted_index":{"Since":[0],"the":[1,18,25,35,64,74,80],"Inter-Integrated":[2],"Circuit":[3],"(I2C)":[4],"development,":[5],"many":[6],"efforts":[7],"have":[8],"been":[9],"made":[10],"to":[11,17,47,78],"increase":[12],"stability.":[13,29],"The":[14,67],"error":[15,60],"due":[16],"timing":[19,49,58,86],"parameter":[20,50,59],"is":[21,70],"also":[22],"one":[23],"of":[24,82],"factors":[26],"that":[27],"hinder":[28],"In":[30],"this":[31],"paper,":[32],"we":[33,55],"model":[34],"I2C":[36,65,75,83],"slave":[37],"using":[38],"Verilog":[39],"and":[40],"then":[41],"perform":[42],"a":[43,53,57],"simple":[44],"read/write":[45],"operation":[46],"investigate":[48],"errors.":[51,87],"As":[52],"solution,":[54],"present":[56],"detection":[61],"module":[62,69],"for":[63],"protocol.":[66],"proposed":[68],"developed":[71],"based":[72],"on":[73],"standard":[76],"mode":[77],"verify":[79],"behavior":[81],"by":[84],"identifying":[85]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}