{"id":"https://openalex.org/W3133920993","doi":"https://doi.org/10.1109/iceic51217.2021.9369751","title":"Memristor-based Pass Gate Targeting FPGA Look-Up Table","display_name":"Memristor-based Pass Gate Targeting FPGA Look-Up Table","publication_year":2021,"publication_date":"2021-01-31","ids":{"openalex":"https://openalex.org/W3133920993","doi":"https://doi.org/10.1109/iceic51217.2021.9369751","mag":"3133920993"},"language":"en","primary_location":{"id":"doi:10.1109/iceic51217.2021.9369751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceic51217.2021.9369751","pdf_url":null,"source":{"id":"https://openalex.org/S4306498844","display_name":"2021 International Conference on Electronics, Information, and Communication (ICEIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068422348","display_name":"Nguyen Cong Dao","orcid":"https://orcid.org/0000-0003-2775-9503"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Nguyen Cong Dao","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064000482","display_name":"Dirk Koch","orcid":"https://orcid.org/0000-0002-2568-4432"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dirk Koch","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068422348"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.8655,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58957853,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"497","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9573253393173218},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5898767113685608},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5831322073936462},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5664310455322266},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5500558018684387},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5366897583007812},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5279335379600525},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49773362278938293},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.4759112000465393},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.4634416401386261},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.41959965229034424},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4182095527648926},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37831825017929077},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3267250657081604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3127671480178833},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2619946002960205},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.22541078925132751},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.20919442176818848}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9573253393173218},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5898767113685608},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5831322073936462},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5664310455322266},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5500558018684387},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5366897583007812},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5279335379600525},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49773362278938293},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.4759112000465393},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.4634416401386261},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.41959965229034424},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4182095527648926},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37831825017929077},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3267250657081604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3127671480178833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2619946002960205},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.22541078925132751},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.20919442176818848},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iceic51217.2021.9369751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceic51217.2021.9369751","pdf_url":null,"source":{"id":"https://openalex.org/S4306498844","display_name":"2021 International Conference on Electronics, Information, and Communication (ICEIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Conference on Electronics, Information, and Communication (ICEIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6700000166893005,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G5977211707","display_name":"Functional Oxide Reconfigurable Technologies (FORTE): A Programme Grant","funder_award_id":"EP/R024642/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6097759542","display_name":null,"funder_award_id":"EP/R024642/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1905680397","https://openalex.org/W1982194746","https://openalex.org/W2004823737","https://openalex.org/W2083328379","https://openalex.org/W2112181056","https://openalex.org/W2112810750","https://openalex.org/W2534824542","https://openalex.org/W2585439909","https://openalex.org/W2595197904","https://openalex.org/W2605663629","https://openalex.org/W2783539394","https://openalex.org/W2904231959","https://openalex.org/W3004666723","https://openalex.org/W3008675767","https://openalex.org/W3014780561"],"related_works":["https://openalex.org/W3170109256","https://openalex.org/W2185262500","https://openalex.org/W4251693286","https://openalex.org/W1543954628","https://openalex.org/W4385367273","https://openalex.org/W2797315502","https://openalex.org/W2163054919","https://openalex.org/W4283019775","https://openalex.org/W4252977987","https://openalex.org/W2119253312"],"abstract_inverted_index":{"This":[0],"work":[1,38],"proposes":[2],"a":[3,10,30,55,105,112],"memristor-based":[4,123],"Pass":[5],"Gate":[6],"-":[7],"mPG,":[8],"as":[9],"primitive":[11],"cell":[12],"for":[13,21,49,104],"translating":[14],"memristor":[15],"resistance":[16,110],"states":[17],"into":[18],"logic":[19],"targeting":[20],"FPGA":[22],"Look-Up":[23],"Tables":[24],"(LUTs).":[25],"The":[26,45],"mPG":[27],"consists":[28],"of":[29,47,108,121,130,137],"pass":[31],"transistor":[32],"with":[33,39,111],"buffers,":[34],"and":[35,42,77,155],"it":[36],"can":[37,92,101],"both":[40],"binary":[41],"multibit":[43,61,122],"memristors.":[44],"utilization":[46],"mPGs":[48],"the":[50,69,99,116,131,135],"configuration":[51],"bit":[52],"storage":[53],"in":[54,115,142],"new":[56],"LUT":[57],"architecture":[58,71],"based":[59],"on":[60],"memristors":[62],"is":[63],"introduced.":[64],"Unlike":[65],"other":[66],"prior":[67],"structures,":[68],"proposed":[70],"not":[72],"only":[73],"eliminates":[74],"leakage":[75],"current":[76],"extra":[78],"sense":[79],"amplifier/comparator":[80],"circuitry":[81],"but":[82],"also":[83],"prevents":[84],"degrading":[85],"memristor's":[86,109],"characteristics;":[87],"thus,":[88],"more":[89],"reliable":[90],"systems":[91],"be":[93,102,140],"developed.":[94],"Simulation":[95],"results":[96],"show":[97],"that":[98,126],"gate":[100],"deployed":[103],"wide":[106],"range":[107],"switching":[113],"delay":[114],"nanosecond":[117],"range.":[118],"Physical":[119],"implementations":[120],"LUTs":[124],"demonstrate":[125],"up":[127],"to":[128,144],"80%":[129],"design":[132,150],"area":[133],"and/or":[134],"number":[136],"transistors":[138],"could":[139],"saved":[141],"comparison":[143],"standard":[145],"SRAM-based":[146],"designs.":[147],"Furthermore,":[148],"mPG-based":[149],"considerations":[151],"are":[152],"thoroughly":[153],"analyzed":[154],"presented.":[156]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}