{"id":"https://openalex.org/W2039447838","doi":"https://doi.org/10.1109/iceee.2014.6978277","title":"Space-time AER protocol receiver asynchronously controlled on FPGA","display_name":"Space-time AER protocol receiver asynchronously controlled on FPGA","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2039447838","doi":"https://doi.org/10.1109/iceee.2014.6978277","mag":"2039447838"},"language":"en","primary_location":{"id":"doi:10.1109/iceee.2014.6978277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceee.2014.6978277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 11th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060102766","display_name":"Susana Ortega Cisneros","orcid":"https://orcid.org/0000-0001-6646-1529"},"institutions":[{"id":"https://openalex.org/I68368234","display_name":"Centro de Investigaci\u00f3n y de Estudios Avanzados del Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Susana Ortega Cisneros","raw_affiliation_strings":["CINVESTAV, Centro de Investigaciones y de Estudios A vanzados del IPN, Guadalajara, Mexico","CINVESTAV, Centro de Investigaciones y de Estudios Avanzados del, IPN, Guadalajara, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CINVESTAV, Centro de Investigaciones y de Estudios A vanzados del IPN, Guadalajara, Mexico","institution_ids":["https://openalex.org/I68368234"]},{"raw_affiliation_string":"CINVESTAV, Centro de Investigaciones y de Estudios Avanzados del, IPN, Guadalajara, M\u00e9xico","institution_ids":["https://openalex.org/I68368234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060104328","display_name":"Juan Jos\u00e9 Raygoza Panduro","orcid":"https://orcid.org/0000-0002-8567-4981"},"institutions":[{"id":"https://openalex.org/I193181351","display_name":"Universidad de Guadalajara","ror":"https://ror.org/043xj7k26","country_code":"MX","type":"education","lineage":["https://openalex.org/I193181351"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Juan Jose Raygoza Panduro","raw_affiliation_strings":["Dept. de Electron., Universidad de Guadalajara, Guadalajara, Jalisco, MX","Departamento de Electr\u00f3nica, CUCEI, Universidad de Guadalajara, Guadalajara, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. de Electron., Universidad de Guadalajara, Guadalajara, Jalisco, MX","institution_ids":["https://openalex.org/I193181351"]},{"raw_affiliation_string":"Departamento de Electr\u00f3nica, CUCEI, Universidad de Guadalajara, Guadalajara, M\u00e9xico","institution_ids":["https://openalex.org/I193181351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111723972","display_name":"D. Breton","orcid":null},"institutions":[{"id":"https://openalex.org/I193181351","display_name":"Universidad de Guadalajara","ror":"https://ror.org/043xj7k26","country_code":"MX","type":"education","lineage":["https://openalex.org/I193181351"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Daniel Tonali Aranda Breton","raw_affiliation_strings":["Dept. de Electron., Universidad de Guadalajara, Guadalajara, Jalisco, MX","Departamento de Electr\u00f3nica, CUCEI, Universidad de Guadalajara, Guadalajara, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. de Electron., Universidad de Guadalajara, Guadalajara, Jalisco, MX","institution_ids":["https://openalex.org/I193181351"]},{"raw_affiliation_string":"Departamento de Electr\u00f3nica, CUCEI, Universidad de Guadalajara, Guadalajara, M\u00e9xico","institution_ids":["https://openalex.org/I193181351"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111860440","display_name":"Jos\u00e9 Roberto Reyes Bar\u00f3n","orcid":null},"institutions":[{"id":"https://openalex.org/I193181351","display_name":"Universidad de Guadalajara","ror":"https://ror.org/043xj7k26","country_code":"MX","type":"education","lineage":["https://openalex.org/I193181351"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Jose Roberto Reyes Baron","raw_affiliation_strings":["Departamento de Electr\u00f3nica, Universidad de Guadalajara, Guadalajara, Jalisco, MX","Departamento de Electr\u00f3nica, CUCEI, Universidad de Guadalajara, Guadalajara, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica, Universidad de Guadalajara, Guadalajara, Jalisco, MX","institution_ids":["https://openalex.org/I193181351"]},{"raw_affiliation_string":"Departamento de Electr\u00f3nica, CUCEI, Universidad de Guadalajara, Guadalajara, M\u00e9xico","institution_ids":["https://openalex.org/I193181351"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2129,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59643062,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"28","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8156560659408569},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7972115278244019},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7538506984710693},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.733905017375946},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.7068145275115967},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.637565553188324},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5678359866142273},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.5326744318008423},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.4934927225112915},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47107046842575073},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4303783178329468},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42963922023773193},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.420149028301239},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1037144660949707},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07819586992263794}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8156560659408569},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7972115278244019},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7538506984710693},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.733905017375946},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.7068145275115967},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.637565553188324},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5678359866142273},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.5326744318008423},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4934927225112915},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47107046842575073},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4303783178329468},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42963922023773193},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.420149028301239},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1037144660949707},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07819586992263794},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iceee.2014.6978277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceee.2014.6978277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 11th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1547056875","https://openalex.org/W1975501109","https://openalex.org/W2016574277","https://openalex.org/W2138787968","https://openalex.org/W2139595697","https://openalex.org/W2144205281","https://openalex.org/W2154167842","https://openalex.org/W2157628160","https://openalex.org/W6632599965","https://openalex.org/W6644293740"],"related_works":["https://openalex.org/W2165091308","https://openalex.org/W2007173547","https://openalex.org/W2997602288","https://openalex.org/W2152649261","https://openalex.org/W200899231","https://openalex.org/W2356927082","https://openalex.org/W2905116260","https://openalex.org/W2382673458","https://openalex.org/W3162338610","https://openalex.org/W2376218453"],"abstract_inverted_index":{"Neuromorphic":[0],"systems":[1],"have":[2],"been":[3],"increasing":[4],"in":[5,9,41],"size":[6],"and":[7,29,37,52,75,87,96],"complexity":[8],"recent":[10],"years,":[11],"due":[12],"to":[13],"the":[14,17,68,82,85,92],"adoption":[15],"of":[16,70,78,84,98],"Address-Event":[18],"Representation":[19],"(AER)":[20],"as":[21],"a":[22,60],"standard":[23],"for":[24,73],"transmitting":[25],"signals":[26],"among":[27],"chips,":[28],"building":[30],"multi-chip":[31],"event-based":[32],"systems.":[33],"The":[34],"data":[35,93],"amount":[36],"speed":[38,97],"are":[39,48],"keys":[40],"address-event":[42],"receiver":[43,46,61,86],"devices.":[44],"Actual":[45],"designs":[47],"based":[49],"on":[50,63],"VLSI":[51],"ASIC-FPGA":[53],"implementation.":[54],"In":[55],"this":[56],"article":[57],"we":[58],"present":[59,81],"implemented":[62],"reconfigurable":[64],"devices":[65],"FPGA,":[66],"preserving":[67],"virtues":[69],"useful":[71],"reconfiguration":[72],"design":[74,83],"development":[76],"inherent":[77],"FPGAs.":[79],"We":[80],"experimental":[88],"results,":[89],"which":[90],"show":[91],"management":[94],"capability":[95],"reception.":[99]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}