{"id":"https://openalex.org/W2028557103","doi":"https://doi.org/10.1109/iceee.2010.5608657","title":"Floating-Gate MOSFET parallel analog network for assignment problems","display_name":"Floating-Gate MOSFET parallel analog network for assignment problems","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2028557103","doi":"https://doi.org/10.1109/iceee.2010.5608657","mag":"2028557103"},"language":"en","primary_location":{"id":"doi:10.1109/iceee.2010.5608657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceee.2010.5608657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 7th International Conference on Electrical Engineering Computing Science and Automatic Control","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056077409","display_name":"J.A. Moreno\u2010Cadenas","orcid":null},"institutions":[{"id":"https://openalex.org/I68368234","display_name":"Center for Research and Advanced Studies of the National Polytechnic Institute","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":true,"raw_author_name":"J. Antonio Moreno-Cadenas","raw_affiliation_strings":["Department of Electrical Engineering, CINVESTAV-IPN, Mexico","Department of Electrical Engineering, CINVESTAV-IPN, Mexico D.F., Mexico"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, CINVESTAV-IPN, Mexico","institution_ids":["https://openalex.org/I68368234"]},{"raw_affiliation_string":"Department of Electrical Engineering, CINVESTAV-IPN, Mexico D.F., Mexico","institution_ids":["https://openalex.org/I68368234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024360836","display_name":"Gonzalez-Carabarin Lizeth","orcid":null},"institutions":[{"id":"https://openalex.org/I68368234","display_name":"Center for Research and Advanced Studies of the National Polytechnic Institute","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Lizeth Gonzalez-Carabarin","raw_affiliation_strings":["Department of Electrical Engineering, CINVESTAV-IPN, Mexico","Department of Electrical Engineering, CINVESTAV-IPN, Mexico D.F., Mexico"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, CINVESTAV-IPN, Mexico","institution_ids":["https://openalex.org/I68368234"]},{"raw_affiliation_string":"Department of Electrical Engineering, CINVESTAV-IPN, Mexico D.F., Mexico","institution_ids":["https://openalex.org/I68368234"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031433169","display_name":"F. G\u00f3mez\u2010Casta\u00f1eda","orcid":null},"institutions":[{"id":"https://openalex.org/I68368234","display_name":"Center for Research and Advanced Studies of the National Polytechnic Institute","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Felipe Gomez-Castaneda","raw_affiliation_strings":["Department of Electrical Engineering, CINVESTAV-IPN, Mexico","Department of Electrical Engineering, CINVESTAV-IPN, Mexico D.F., Mexico"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, CINVESTAV-IPN, Mexico","institution_ids":["https://openalex.org/I68368234"]},{"raw_affiliation_string":"Department of Electrical Engineering, CINVESTAV-IPN, Mexico D.F., Mexico","institution_ids":["https://openalex.org/I68368234"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056077409"],"corresponding_institution_ids":["https://openalex.org/I68368234"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.09906566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"e77 a","issue":null,"first_page":"556","last_page":"559"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8162633776664734},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7475705742835999},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6085381507873535},{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"Circuit complexity","score":0.5806035399436951},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5611255764961243},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5607927441596985},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.542711079120636},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5092834234237671},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5058088302612305},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.46433886885643005},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44138002395629883},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.43094372749328613},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.430157870054245},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4257059693336487},{"id":"https://openalex.org/keywords/analog-computer","display_name":"Analog computer","score":0.42128628492355347},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3991893529891968},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.333720326423645},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2593320608139038},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21173438429832458},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19795268774032593},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.07859140634536743}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8162633776664734},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7475705742835999},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6085381507873535},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.5806035399436951},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5611255764961243},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5607927441596985},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.542711079120636},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5092834234237671},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5058088302612305},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.46433886885643005},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44138002395629883},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.43094372749328613},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.430157870054245},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4257059693336487},{"id":"https://openalex.org/C90915687","wikidata":"https://www.wikidata.org/wiki/Q63759","display_name":"Analog computer","level":2,"score":0.42128628492355347},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3991893529891968},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.333720326423645},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2593320608139038},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21173438429832458},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19795268774032593},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.07859140634536743},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iceee.2010.5608657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceee.2010.5608657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 7th International Conference on Electrical Engineering Computing Science and Automatic Control","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1522207263","https://openalex.org/W1887454509","https://openalex.org/W2040463855","https://openalex.org/W2053913299","https://openalex.org/W2141121093","https://openalex.org/W2160142098","https://openalex.org/W2169118494","https://openalex.org/W2540449061","https://openalex.org/W6631239991"],"related_works":["https://openalex.org/W2130280422","https://openalex.org/W1811311421","https://openalex.org/W3100919150","https://openalex.org/W1892487772","https://openalex.org/W2162498702","https://openalex.org/W2889983699","https://openalex.org/W3111330318","https://openalex.org/W2384009164","https://openalex.org/W3187708705","https://openalex.org/W1604892987"],"abstract_inverted_index":{"Floating-Gate-MOS":[0],"Transistor":[1],"(FGMOSFET)":[2],"has":[3,32,108],"several":[4],"applications":[5],"on":[6,29,46],"analog":[7,68],"circuit":[8,70,104],"design;":[9],"in":[10,82,89,102,138],"some":[11],"cases":[12],"FGMOSFET":[13,28,106],"simplifies":[14],"high-complexity":[15],"circuits":[16,147],"because":[17],"of":[18,51,61,76,80,84],"its":[19],"inherent":[20],"properties.":[21],"On":[22],"the":[23,52,73,77,92,131],"other":[24],"side,":[25],"working":[26,45],"with":[27],"subthreshold":[30,47],"regime":[31,48],"allowed":[33],"non-linear":[34],"function":[35],"implementation":[36],"such":[37],"as":[38],"exponential":[39],"and":[40,112,130],"natural":[41],"logarithm":[42],"functions.":[43],"Moreover,":[44],"is":[49,88,96],"one":[50],"most":[53],"useful":[54],"techniques":[55],"for":[56,125,148],"low-power":[57],"designs.":[58],"Taking":[59],"advantage":[60],"FGMOSFET's":[62],"properties,":[63],"this":[64,103],"work":[65],"shows":[66],"an":[67,135],"CMOS":[69,128],"that":[71],"finds":[72],"best":[74],"solution":[75,137],"combinatorial":[78],"task":[79],"assignments":[81],"terms":[83],"Lagrange":[85],"multipliers.":[86],"This":[87],"contrast":[90],"to":[91,118],"Hopfield":[93],"paradigm,":[94],"which":[95],"often":[97],"VLSI-costly.":[98],"The":[99],"building":[100],"block":[101],"uses":[105],"transistors,":[107],"low":[109],"silicon":[110],"complexity":[111],"exhibits":[113],"good":[114],"electrical":[115],"performance":[116],"according":[117],"PSpice":[119],"simulations.":[120],"Final":[121],"simulations":[122],"were":[123],"developed":[124],"a":[126],"0.5\u03bcm":[127],"technology":[129],"output":[132],"currents":[133],"reach":[134],"optimal":[136],"all":[139],"cases.":[140],"It":[141],"might":[142],"include":[143],"threshold":[144],"voltage":[145],"programming":[146],"reducing":[149],"mismatch":[150],"effects.":[151]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}