{"id":"https://openalex.org/W4417169794","doi":"https://doi.org/10.1109/icecs66544.2025.11270698","title":"An Iterative Design and Validation Methodology for RISC-V Custom Extension","display_name":"An Iterative Design and Validation Methodology for RISC-V Custom Extension","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417169794","doi":"https://doi.org/10.1109/icecs66544.2025.11270698"},"language":"en","primary_location":{"id":"doi:10.1109/icecs66544.2025.11270698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-05410346/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000537224","display_name":"Pierre Filiol","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148559","display_name":"\u00c9cole nationale sup\u00e9rieure de techniques avanc\u00e9es Bretagne","ror":"https://ror.org/059n54003","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102","https://openalex.org/I4210148559"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Pierre Filiol","raw_affiliation_strings":["ENSTA Bretagne, LabSTICC,Brest,France"],"affiliations":[{"raw_affiliation_string":"ENSTA Bretagne, LabSTICC,Brest,France","institution_ids":["https://openalex.org/I4210148559"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053641817","display_name":"Luc Jaulin","orcid":"https://orcid.org/0000-0002-0938-0615"},"institutions":[{"id":"https://openalex.org/I4210148559","display_name":"\u00c9cole nationale sup\u00e9rieure de techniques avanc\u00e9es Bretagne","ror":"https://ror.org/059n54003","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102","https://openalex.org/I4210148559"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Luc Jaulin","raw_affiliation_strings":["ENSTA Bretagne, LabSTICC,Brest,France"],"affiliations":[{"raw_affiliation_string":"ENSTA Bretagne, LabSTICC,Brest,France","institution_ids":["https://openalex.org/I4210148559"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049336540","display_name":"Jean-Christophe Le Lann","orcid":"https://orcid.org/0000-0003-2555-1805"},"institutions":[{"id":"https://openalex.org/I4210148559","display_name":"\u00c9cole nationale sup\u00e9rieure de techniques avanc\u00e9es Bretagne","ror":"https://ror.org/059n54003","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102","https://openalex.org/I4210148559"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Christophe Le Lann","raw_affiliation_strings":["ENSTA Bretagne, LabSTICC,Brest,France"],"affiliations":[{"raw_affiliation_string":"ENSTA Bretagne, LabSTICC,Brest,France","institution_ids":["https://openalex.org/I4210148559"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048077564","display_name":"Th\u00e9otime Bollengier","orcid":"https://orcid.org/0009-0006-7315-2736"},"institutions":[{"id":"https://openalex.org/I4210148559","display_name":"\u00c9cole nationale sup\u00e9rieure de techniques avanc\u00e9es Bretagne","ror":"https://ror.org/059n54003","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102","https://openalex.org/I4210148559"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Th\u00e9otime Bollengier","raw_affiliation_strings":["ENSTA Bretagne, LabSTICC,Brest,France"],"affiliations":[{"raw_affiliation_string":"ENSTA Bretagne, LabSTICC,Brest,France","institution_ids":["https://openalex.org/I4210148559"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000537224"],"corresponding_institution_ids":["https://openalex.org/I4210148559"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42636703,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5910000205039978,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5910000205039978,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.19210000336170197,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.02930000051856041,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.7297000288963318},{"id":"https://openalex.org/keywords/iterative-and-incremental-development","display_name":"Iterative and incremental development","score":0.728600025177002},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.7129999995231628},{"id":"https://openalex.org/keywords/iterative-design","display_name":"Iterative design","score":0.635200023651123},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5626000165939331},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.46709999442100525},{"id":"https://openalex.org/keywords/extension-method","display_name":"Extension method","score":0.42590001225471497},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4050999879837036},{"id":"https://openalex.org/keywords/representativeness-heuristic","display_name":"Representativeness heuristic","score":0.3919999897480011}],"concepts":[{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.7297000288963318},{"id":"https://openalex.org/C143587482","wikidata":"https://www.wikidata.org/wiki/Q1543216","display_name":"Iterative and incremental development","level":2,"score":0.728600025177002},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.7129999995231628},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6875},{"id":"https://openalex.org/C106246047","wikidata":"https://www.wikidata.org/wiki/Q4928435","display_name":"Iterative design","level":3,"score":0.635200023651123},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5626000165939331},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.46709999442100525},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4546999931335449},{"id":"https://openalex.org/C2780587432","wikidata":"https://www.wikidata.org/wiki/Q4291893","display_name":"Extension method","level":3,"score":0.42590001225471497},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4050999879837036},{"id":"https://openalex.org/C37381756","wikidata":"https://www.wikidata.org/wiki/Q20203288","display_name":"Representativeness heuristic","level":2,"score":0.3919999897480011},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.3831000030040741},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3824999928474426},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.37049999833106995},{"id":"https://openalex.org/C2776542497","wikidata":"https://www.wikidata.org/wiki/Q5266672","display_name":"Development (topology)","level":2,"score":0.3684999942779541},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.36739999055862427},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.34610000252723694},{"id":"https://openalex.org/C34413123","wikidata":"https://www.wikidata.org/wiki/Q170978","display_name":"Robotics","level":3,"score":0.34119999408721924},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.33239999413490295},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.3296999931335449},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.32429999113082886},{"id":"https://openalex.org/C2779982483","wikidata":"https://www.wikidata.org/wiki/Q6094420","display_name":"Iterative refinement","level":2,"score":0.310699999332428},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3077999949455261},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.30720001459121704},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.26989999413490295},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2637999951839447},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.25839999318122864},{"id":"https://openalex.org/C2776505523","wikidata":"https://www.wikidata.org/wiki/Q4785468","display_name":"Plan (archaeology)","level":2,"score":0.25189998745918274}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-05410346v1","is_oa":true,"landing_page_url":"https://hal.science/hal-05410346","pdf_url":"https://hal.science/hal-05410346/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Conference on Electronics Circuits and Systems, Nov 2025, Marrakech, Morocco","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-05410346v1","is_oa":true,"landing_page_url":"https://hal.science/hal-05410346","pdf_url":"https://hal.science/hal-05410346/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Conference on Electronics Circuits and Systems, Nov 2025, Marrakech, Morocco","raw_type":"Conference papers"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4417169794.pdf","grobid_xml":"https://content.openalex.org/works/W4417169794.grobid-xml"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W2147657366","https://openalex.org/W2944490985","https://openalex.org/W4298255709","https://openalex.org/W4379014749","https://openalex.org/W7084037829"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,60],"iterative":[4],"design":[5],"methodology":[6],"to":[7,23,39,48,62,70],"guide":[8],"the":[9,17,20,24,46],"development":[10],"of":[11,19],"a":[12,31,40],"RISC-V":[13,41],"custom":[14,55],"extension":[15,56],"from":[16],"specification":[18],"instructions":[21],"down":[22],"micro-architecture":[25],"implementation.":[26],"The":[27,53],"proposed":[28],"workflow":[29],"follows":[30],"top-down":[32],"approach":[33],"which":[34],"progressively":[35],"adds":[36],"hardware":[37],"representativeness":[38],"architectural":[42],"simulation":[43],"while":[44],"maintaining":[45],"ability":[47],"execute":[49],"high":[50],"level":[51],"applications.":[52],"xinterval":[54],"is":[57],"taken":[58],"as":[59],"example":[61],"illustrate":[63],"how":[64],"this":[65],"process":[66],"can":[67],"be":[68],"applied":[69],"benchmark":[71],"real-world":[72],"robotics":[73],"problems.":[74]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-12-09T00:00:00"}
