{"id":"https://openalex.org/W4417169788","doi":"https://doi.org/10.1109/icecs66544.2025.11270648","title":"A High-Linearity 250-MHz Constant-Slope Digital-to-Time Converter","display_name":"A High-Linearity 250-MHz Constant-Slope Digital-to-Time Converter","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417169788","doi":"https://doi.org/10.1109/icecs66544.2025.11270648"},"language":null,"primary_location":{"id":"doi:10.1109/icecs66544.2025.11270648","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270648","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100338478","display_name":"Chen Peng","orcid":"https://orcid.org/0000-0003-1232-6959"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Peng Chen","raw_affiliation_strings":["University College Dublin,Dublin,Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100625774","display_name":"Viet Nguyen","orcid":"https://orcid.org/0000-0003-2883-3883"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Viet Nguyen","raw_affiliation_strings":["University College Dublin,Dublin,Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108260409","display_name":"Hongtao Huang","orcid":"https://orcid.org/0009-0002-1622-3586"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongtao Huang","raw_affiliation_strings":["Fudan University,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038936472","display_name":"Xiongchuan Huang","orcid":"https://orcid.org/0000-0002-7581-2084"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiongchuan Huang","raw_affiliation_strings":["Fudan University,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012134567","display_name":"Feifan Hong","orcid":"https://orcid.org/0000-0001-7461-1945"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Feifan Hong","raw_affiliation_strings":["University College Dublin,Dublin,Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070858334","display_name":"Pingda Guan","orcid":"https://orcid.org/0000-0002-9296-3300"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Pingda Guan","raw_affiliation_strings":["University College Dublin,Dublin,Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["University College Dublin,Dublin,Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100338478"],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42419034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9772999882698059,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9772999882698059,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0071000000461936,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.004399999976158142,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8098000288009644},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6482999920845032},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.49900001287460327},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.48240000009536743},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4607999920845032},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4496000111103058},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.4388999938964844},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.4002000093460083}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8098000288009644},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.66839998960495},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6482999920845032},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5023999810218811},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.49900001287460327},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.48240000009536743},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4607999920845032},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4496000111103058},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.4388999938964844},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.4002000093460083},{"id":"https://openalex.org/C11930861","wikidata":"https://www.wikidata.org/wiki/Q181417","display_name":"Frequency modulation","level":3,"score":0.3244999945163727},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31690001487731934},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3149999976158142},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.3093000054359436},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.29919999837875366},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.2962999939918518},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29440000653266907},{"id":"https://openalex.org/C13944312","wikidata":"https://www.wikidata.org/wiki/Q7512748","display_name":"Signal-to-noise ratio (imaging)","level":2,"score":0.2937000095844269},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2847999930381775},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.2815999984741211},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.2806999981403351},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.26269999146461487},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.26109999418258667},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.259799987077713},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.25699999928474426}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270648","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270648","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1571758417","https://openalex.org/W2921886179","https://openalex.org/W2975185022","https://openalex.org/W3185810859","https://openalex.org/W4406949117"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,58,102,109],"high-linearity":[4],"constant-slope":[5,33,60],"digital-to-time":[6],"converter":[7],"(DTC)":[8],"targeting":[9],"high-precision":[10],"timing":[11],"applications":[12],"in":[13,89],"fractional-N":[14],"synthesizers":[15],"and":[16,45,69,82],"fractional":[17],"output":[18],"dividers.":[19],"Conventional":[20],"variable-slope":[21],"DTCs":[22],"suffer":[23],"from":[24,41],"non-linearity":[25],"due":[26,38],"to":[27,39,48],"slope-dependent":[28],"buffer":[29],"delay,":[30],"while":[31,131],"existing":[32],"implementations":[34],"face":[35],"performance":[36,54],"limitations":[37],"nonlinearity":[40,76],"channel":[42],"length":[43],"modulation":[44],"challenges":[46],"related":[47],"speed":[49],"bottlenecks.":[50],"To":[51],"advance":[52],"the":[53,85,94,121],"limits,":[55],"we":[56],"propose":[57],"novel":[59],"DTC":[61,96],"architecture":[62],"incorporating":[63],"an":[64],"enhanced":[65],"current-sink":[66],"generation,":[67],"current-steering":[68],"fast-feedback":[70],"techniques.":[71],"It":[72],"effectively":[73],"reduces":[74],"integral":[75],"(INL),":[77],"maintains":[78],"low":[79],"phase":[80],"noise":[81],"significantly":[83],"boosts":[84],"operating":[86],"speed.":[87],"Simulated":[88],"28":[90],"nm":[91],"CMOS":[92],"technology,":[93],"proposed":[95],"achieves":[97],"0.24":[98],"ps":[99],"resolution":[100],"over":[101],"delay":[103],"range":[104],"of":[105,112,117],"123":[106],"ps,":[107],"with":[108],"remarkable":[110],"INL":[111],"only":[113],"53":[114],"fs":[115,128],"(0.04%":[116],"full":[118],"scale),":[119],"among":[120],"state-of-the-art":[122],"designs.":[123],"The":[124],"circuit":[125],"exhibits":[126],"195":[127],"rms":[129],"jitter":[130],"consuming":[132],"2.1":[133],"mW":[134],"at":[135],"250":[136],"MHz":[137],"operation.":[138]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-09T00:00:00"}