{"id":"https://openalex.org/W4417170070","doi":"https://doi.org/10.1109/icecs66544.2025.11270622","title":"RISC-V Core Based Controller for LPDDR4X SDRAM PHY-Training","display_name":"RISC-V Core Based Controller for LPDDR4X SDRAM PHY-Training","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417170070","doi":"https://doi.org/10.1109/icecs66544.2025.11270622"},"language":"en","primary_location":{"id":"doi:10.1109/icecs66544.2025.11270622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120734730","display_name":"Omar Hisham","orcid":null},"institutions":[{"id":"https://openalex.org/I96823368","display_name":"German University in Cairo","ror":"https://ror.org/03rjt0z37","country_code":"EG","type":"education","lineage":["https://openalex.org/I96823368"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Omar Hisham","raw_affiliation_strings":["German University in Cairo (GUC),Faculty of Information Engineering and Technology,Electronics Department,Cairo,Egypt"],"affiliations":[{"raw_affiliation_string":"German University in Cairo (GUC),Faculty of Information Engineering and Technology,Electronics Department,Cairo,Egypt","institution_ids":["https://openalex.org/I96823368"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120734731","display_name":"Viktor Weinelt","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Viktor Weinelt","raw_affiliation_strings":["Technische Universität Darmstadt (TUD),Electrical Engineering and Information Technology Department (Etit),Darmstadt,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität Darmstadt (TUD),Electrical Engineering and Information Technology Department (Etit),Darmstadt,Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120758685","display_name":"Hannes Korn","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hannes Korn","raw_affiliation_strings":["Technische Universität Darmstadt (TUD),Electrical Engineering and Information Technology Department (Etit),Darmstadt,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität Darmstadt (TUD),Electrical Engineering and Information Technology Department (Etit),Darmstadt,Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061804977","display_name":"Klaus Hofmann","orcid":"https://orcid.org/0000-0002-6675-0221"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Hofmann","raw_affiliation_strings":["Technische Universität Darmstadt (TUD),Electrical Engineering and Information Technology Department (Etit),Darmstadt,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität Darmstadt (TUD),Electrical Engineering and Information Technology Department (Etit),Darmstadt,Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039330377","display_name":"Mohamed A. Abd El Ghany","orcid":"https://orcid.org/0000-0002-6282-7738"},"institutions":[{"id":"https://openalex.org/I96823368","display_name":"German University in Cairo","ror":"https://ror.org/03rjt0z37","country_code":"EG","type":"education","lineage":["https://openalex.org/I96823368"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohamed A. Abd El Ghany","raw_affiliation_strings":["German University in Cairo (GUC),Faculty of Information Engineering and Technology,Electronics Department,Cairo,Egypt"],"affiliations":[{"raw_affiliation_string":"German University in Cairo (GUC),Faculty of Information Engineering and Technology,Electronics Department,Cairo,Egypt","institution_ids":["https://openalex.org/I96823368"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5120734730"],"corresponding_institution_ids":["https://openalex.org/I96823368"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.45607139,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.47510001063346863,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.47510001063346863,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.19429999589920044,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.07750000059604645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phy","display_name":"PHY","score":0.8064000010490417},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7325999736785889},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6431999802589417},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.6266999840736389},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.550599992275238},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5228999853134155},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5224999785423279},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.49079999327659607}],"concepts":[{"id":"https://openalex.org/C41918916","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"PHY","level":4,"score":0.8064000010490417},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7325999736785889},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6499000191688538},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6431999802589417},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.6266999840736389},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6183000206947327},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.550599992275238},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5228999853134155},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5224999785423279},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5134999752044678},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.49079999327659607},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3352000117301941},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3280999958515167},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3257000148296356},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.31290000677108765},{"id":"https://openalex.org/C121610932","wikidata":"https://www.wikidata.org/wiki/Q243754","display_name":"Binary search algorithm","level":3,"score":0.31139999628067017},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.3075000047683716},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.299699991941452},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.2906999886035919},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.28060001134872437},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.271699994802475},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.2694999873638153},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.2587999999523163}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:tubiblio.ulb.tu-darmstadt.de:158937","is_oa":false,"landing_page_url":"http://tubiblio.ulb.tu-darmstadt.de/view/person/Hisham=3AOmar=3A=3A.html>","pdf_url":null,"source":{"id":"https://openalex.org/S4377196390","display_name":"TUbilio (Technical University of Darmstadt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31512782","host_organization_name":"Technische Universit\u00e4t Darmstadt","host_organization_lineage":["https://openalex.org/I31512782"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"NonPeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2179530124","https://openalex.org/W2533876529"],"related_works":[],"abstract_inverted_index":{"This":[0,88],"paper":[1],"presents":[2],"the":[3,18],"design":[4],"and":[5,20,36,44,55,93,107],"implementation":[6,96],"of":[7,52,95],"a":[8,49],"firmware-based":[9],"PHY":[10,31,101],"controller":[11,28],"for":[12,109],"LPDDR4X":[13],"memory":[14],"modules,":[15],"built":[16],"around":[17],"open-source":[19],"highly":[21],"configurable":[22],"IBEX":[23],"RISC-V":[24],"core.":[25],"The":[26],"proposed":[27],"executes":[29],"key":[30],"training":[32,71],"routines\u2014including":[33],"ZQ":[34,69],"calibration":[35,70],"write":[37],"leveling\u2014entirely":[38],"in":[39],"firmware,":[40],"utilizing":[41],"CSR-based":[42],"feedback":[43],"runtime-adjustable":[45],"parameters.":[46],"It":[47],"supports":[48],"broad":[50],"range":[51],"DRAM":[53],"frequencies":[54],"DFI":[56],"ratios,":[57],"with":[58],"dynamic":[59],"reconfiguration":[60],"verified":[61],"through":[62],"simulation.":[63],"Experimental":[64],"results":[65],"demonstrate":[66],"that":[67],"optimized":[68],"algorithm,":[72],"such":[73],"as":[74],"binary":[75],"search,":[76],"reduce":[77],"convergence":[78],"cycles":[79],"by":[80],"approximately":[81],"70%":[82],"compared":[83],"to":[84,98],"traditional":[85],"linear":[86],"approaches.":[87],"approach":[89],"offers":[90],"efficiency,":[91],"robustness,":[92],"ease":[94],"comparable":[97],"conventional":[99],"hardware-based":[100],"designs,":[102],"while":[103],"providing":[104],"enhanced":[105],"flexibility":[106],"re-usability":[108],"custom":[110],"System-on-Chip":[111],"(SoC)":[112],"architectures.":[113]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-09T00:00:00"}