{"id":"https://openalex.org/W4417170365","doi":"https://doi.org/10.1109/icecs66544.2025.11270598","title":"Using Automatic Code Generation to Streamline the Real-Time FPGA Deployment of DNNs at the Edge","display_name":"Using Automatic Code Generation to Streamline the Real-Time FPGA Deployment of DNNs at the Edge","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417170365","doi":"https://doi.org/10.1109/icecs66544.2025.11270598"},"language":null,"primary_location":{"id":"doi:10.1109/icecs66544.2025.11270598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270598","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112166189","display_name":"Jo\u00e3o Rodrigo Faria","orcid":"https://orcid.org/0009-0004-8627-2679"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Jo\u00e3o Rodrigo Faria","raw_affiliation_strings":["Instituto de Telecomunicações,Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunicações,Portugal","institution_ids":["https://openalex.org/I4210120471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059474835","display_name":"F\u00e1bio D. L. Coutinho","orcid":"https://orcid.org/0000-0002-7790-3924"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"F\u00e1bio D. L. Coutinho","raw_affiliation_strings":["Instituto de Telecomunicações,Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunicações,Portugal","institution_ids":["https://openalex.org/I4210120471"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087676170","display_name":"Arnaldo S. R. Oliveira","orcid":"https://orcid.org/0000-0002-8759-3456"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Arnaldo S. R. Oliveira","raw_affiliation_strings":["Instituto de Telecomunicações,Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunicações,Portugal","institution_ids":["https://openalex.org/I4210120471"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112166189"],"corresponding_institution_ids":["https://openalex.org/I4210120471"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.39715217,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.4083999991416931,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.4083999991416931,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.2775999903678894,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.03539999946951866,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.7544000148773193},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.7516999840736389},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6128000020980835},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5633999705314636},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5439000129699707},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5090000033378601},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.49939998984336853},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4767000079154968}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7634999752044678},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.7544000148773193},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.7516999840736389},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6128000020980835},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5633999705314636},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5439000129699707},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5090000033378601},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.49939998984336853},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4830000102519989},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4767000079154968},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4681999981403351},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.4341999888420105},{"id":"https://openalex.org/C70437156","wikidata":"https://www.wikidata.org/wiki/Q7228652","display_name":"Pooling","level":2,"score":0.4049000144004822},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4009999930858612},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.3741999864578247},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36550000309944153},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.35010001063346863},{"id":"https://openalex.org/C2984842247","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep neural networks","level":3,"score":0.32170000672340393},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.3018999993801117},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.2833999991416931},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.27489998936653137},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.27309998869895935},{"id":"https://openalex.org/C12590798","wikidata":"https://www.wikidata.org/wiki/Q3933199","display_name":"Replication (statistics)","level":2,"score":0.26510000228881836}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270598","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320310000","display_name":"Universidade de Aveiro","ror":"https://ror.org/00nt41z93"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2402979134","https://openalex.org/W2727238169","https://openalex.org/W2798084934","https://openalex.org/W2899915146","https://openalex.org/W3123472865","https://openalex.org/W3136320578","https://openalex.org/W3175462487","https://openalex.org/W3201706632","https://openalex.org/W4294691834","https://openalex.org/W4313526165","https://openalex.org/W4396531296","https://openalex.org/W4409019402"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"explores":[2],"the":[3,14,25,89,98,108],"automatic":[4],"code":[5,43],"generation":[6],"of":[7,17,55,110],"Deep":[8],"Neural":[9],"Networks":[10],"(DNNs)":[11],"for":[12,44,84,101],"accelerating":[13],"real-time":[15],"deployment":[16,54],"DNNs":[18],"on":[19],"Field-Programmable":[20],"Gate":[21],"Arrays":[22],"(FPGAs)":[23],"at":[24],"network":[26],"edge.":[27],"Using":[28],"a":[29,37],"language-based":[30],"High-Level":[31],"Synthesis":[32],"(HLS)":[33],"tool,":[34],"we":[35,94],"present":[36],"generator":[38,90],"that":[39],"produces":[40],"HLS-compatible":[41],"source":[42],"user-defined":[45],"DNN":[46,67,102],"architectures.":[47],"The":[48],"tool":[49],"enables":[50],"rapid":[51],"prototyping":[52],"and":[53,73,104],"machine":[56],"learning-based":[57],"physical":[58],"layer":[59],"functions":[60],"in":[61,107],"communication":[62],"systems.":[63],"It":[64],"supports":[65],"diverse":[66],"configurations,":[68],"including":[69],"fully":[70],"connected,":[71],"convolutional,":[72],"pooling":[74],"layers,":[75],"as":[76,78,91],"well":[77],"various":[79],"activation":[80],"functions,":[81],"providing":[82],"flexibility":[83],"edge":[85],"applications.":[86],"By":[87],"releasing":[88],"open":[92],"source,":[93],"aim":[95],"to":[96],"lower":[97],"entry":[99],"barrier":[100],"development":[103],"promote":[105],"reproducibility":[106],"design":[109],"hardware-accelerated":[111],"neural":[112],"networks.":[113]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-12-09T00:00:00"}