{"id":"https://openalex.org/W4417169127","doi":"https://doi.org/10.1109/icecs66544.2025.11270594","title":"Multi-Objective Optimization of Standard Cells Performance at Transistor Level, a Comparison of Different Meta-Heuristics Efficiency","display_name":"Multi-Objective Optimization of Standard Cells Performance at Transistor Level, a Comparison of Different Meta-Heuristics Efficiency","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417169127","doi":"https://doi.org/10.1109/icecs66544.2025.11270594"},"language":null,"primary_location":{"id":"doi:10.1109/icecs66544.2025.11270594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120076798","display_name":"Thomas Lods","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Thomas Lods","raw_affiliation_strings":["STMicroelectronics,Crolles,France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Crolles,France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120076799","display_name":"Bastien Aghetti","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bastien Aghetti","raw_affiliation_strings":["STMicroelectronics,Crolles,France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Crolles,France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036695278","display_name":"Olivier Minez","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Minez","raw_affiliation_strings":["STMicroelectronics,Crolles,France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Crolles,France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081886527","display_name":"Mayeul Cantan","orcid":"https://orcid.org/0000-0001-9894-3418"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mayeul Cantan","raw_affiliation_strings":["STMicroelectronics,Crolles,France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Crolles,France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017663676","display_name":"Lioua Labrak","orcid":null},"institutions":[{"id":"https://openalex.org/I2800958632","display_name":"Institut des Nanotechnologies de Lyon","ror":"https://ror.org/04jsk0b74","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I2800958632","https://openalex.org/I4210095849","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lioua Labrak","raw_affiliation_strings":["Institut des Nanotechnologies de Lyon,France"],"affiliations":[{"raw_affiliation_string":"Institut des Nanotechnologies de Lyon,France","institution_ids":["https://openalex.org/I2800958632"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006592853","display_name":"Alain Aurand","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alain Aurand","raw_affiliation_strings":["STMicroelectronics,Crolles,France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Crolles,France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034203803","display_name":"Nacer Abouchi","orcid":null},"institutions":[{"id":"https://openalex.org/I2800958632","display_name":"Institut des Nanotechnologies de Lyon","ror":"https://ror.org/04jsk0b74","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I2800958632","https://openalex.org/I4210095849","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Nacer Abouchi","raw_affiliation_strings":["Institut des Nanotechnologies de Lyon,France"],"affiliations":[{"raw_affiliation_string":"Institut des Nanotechnologies de Lyon,France","institution_ids":["https://openalex.org/I2800958632"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5120076798"],"corresponding_institution_ids":["https://openalex.org/I4210104693"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42358796,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.4787999987602234,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.4787999987602234,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.275299996137619,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.11159999668598175,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latin-hypercube-sampling","display_name":"Latin hypercube sampling","score":0.7197999954223633},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5595999956130981},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5543000102043152},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5343000292778015},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4790000021457672},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.475600004196167},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.4677000045776367},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3862000107765198},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3605000078678131}],"concepts":[{"id":"https://openalex.org/C20820323","wikidata":"https://www.wikidata.org/wiki/Q6496514","display_name":"Latin hypercube sampling","level":3,"score":0.7197999954223633},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5595999956130981},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5543000102043152},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5343000292778015},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5228999853134155},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49230000376701355},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4790000021457672},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.475600004196167},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.4677000045776367},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3862000107765198},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3605000078678131},{"id":"https://openalex.org/C159149176","wikidata":"https://www.wikidata.org/wiki/Q14489129","display_name":"Evolutionary algorithm","level":2,"score":0.3596999943256378},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.3449999988079071},{"id":"https://openalex.org/C12426560","wikidata":"https://www.wikidata.org/wiki/Q189569","display_name":"Basis (linear algebra)","level":2,"score":0.34119999408721924},{"id":"https://openalex.org/C50820777","wikidata":"https://www.wikidata.org/wiki/Q213723","display_name":"Hypercube","level":2,"score":0.3391000032424927},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.32829999923706055},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31790000200271606},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.31619998812675476},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.30169999599456787},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.2903999984264374},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.28690001368522644},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.2827000021934509},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2809000015258789},{"id":"https://openalex.org/C110332635","wikidata":"https://www.wikidata.org/wiki/Q629498","display_name":"Genetic programming","level":2,"score":0.2806999981403351},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2734000086784363},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.27129998803138733},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2709999978542328},{"id":"https://openalex.org/C34559072","wikidata":"https://www.wikidata.org/wiki/Q2334061","display_name":"Design of experiments","level":2,"score":0.26980000734329224},{"id":"https://openalex.org/C22679943","wikidata":"https://www.wikidata.org/wiki/Q159375","display_name":"Standard deviation","level":2,"score":0.26910001039505005}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2038420231","https://openalex.org/W2126105956","https://openalex.org/W2137310043","https://openalex.org/W2157683079","https://openalex.org/W2160726814","https://openalex.org/W2207649084","https://openalex.org/W2508606370","https://openalex.org/W2953831633","https://openalex.org/W3021613070","https://openalex.org/W4386474838","https://openalex.org/W4387130563","https://openalex.org/W4401568713"],"related_works":[],"abstract_inverted_index":{"Standard":[0],"cells":[1,84,104,134],"are":[2,13,115],"at":[3,37],"the":[4,25,31,38,60,74,92,95,130],"heart":[5],"of":[6,33,52,73,94],"modern":[7],"electronic":[8],"digital":[9],"circuits":[10,45],"designs.":[11,23],"Cells":[12],"grouped":[14],"into":[15],"libraries":[16,119],"and":[17,54,66,109,114],"then":[18],"massively":[19],"used":[20],"in":[21,50],"circuit":[22],"Thus,":[24],"scale":[26],"factor":[27],"implies":[28],"that":[29,129,138],"optimizing":[30],"design":[32,75],"a":[34,69,79,110],"single":[35],"cell":[36],"transistor":[39],"level,":[40],"even":[41],"slightly,":[42],"can":[43],"produce":[44],"with":[46,68,135],"significantly":[47],"improved":[48],"performance":[49,137],"terms":[51],"timings":[53],"energy":[55],"consumption.":[56],"This":[57],"paper":[58],"compares":[59],"meta-heuristic":[61],"evolutionary":[62],"algorithms":[63,131],"NSGA-II,":[64],"SMS-EMOA":[65],"AGE-MOEA":[67],"Latin":[70],"hypercube":[71],"sampling":[72],"space":[76],"to":[77,102,122],"extract":[78],"Pareto":[80,97],"front":[81],"for":[82],"standard":[83,103,133],"optimization.":[85],"The":[86,99,126],"comparison":[87],"is":[88],"carried":[89,116],"out":[90,117],"using":[91],"hypervolume":[93],"obtained":[96],"fronts.":[98],"optimizations":[100],"relate":[101],"from":[105],"an":[106],"advanced":[107],"20nm":[108],"65nm":[111],"technological":[112],"nodes,":[113],"on":[118],"containing":[120],"up":[121],"several":[123],"hundred":[124],"cells.":[125],"results":[127],"showed":[128],"optimize":[132],"equivalent":[136],"outperforms":[139],"sampling.":[140]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-09T00:00:00"}