{"id":"https://openalex.org/W4417170091","doi":"https://doi.org/10.1109/icecs66544.2025.11270590","title":"SeAL: A Provably Complete Fault-Injection Tool for Asynchronous Circuits","display_name":"SeAL: A Provably Complete Fault-Injection Tool for Asynchronous Circuits","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417170091","doi":"https://doi.org/10.1109/icecs66544.2025.11270590"},"language":null,"primary_location":{"id":"doi:10.1109/icecs66544.2025.11270590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052514205","display_name":"Raghda El Shehaby","orcid":"https://orcid.org/0009-0000-6653-9074"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Raghda El Shehaby","raw_affiliation_strings":["TU Wien,Institute of Computer Engineering,Vienna,Austria"],"affiliations":[{"raw_affiliation_string":"TU Wien,Institute of Computer Engineering,Vienna,Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049530550","display_name":"Matthias F\u00fcgger","orcid":"https://orcid.org/0000-0001-5765-0301"},"institutions":[{"id":"https://openalex.org/I277688954","display_name":"Universit\u00e9 Paris-Saclay","ror":"https://ror.org/03xjwb503","country_code":"FR","type":"education","lineage":["https://openalex.org/I277688954"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Matthias F\u00fcgger","raw_affiliation_strings":["Université Paris-Saclay,CNRS, ENS Paris-Saclay, LMF,Gif-Sur-Yvette,France"],"affiliations":[{"raw_affiliation_string":"Université Paris-Saclay,CNRS, ENS Paris-Saclay, LMF,Gif-Sur-Yvette,France","institution_ids":["https://openalex.org/I277688954","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083725829","display_name":"Florian Huemer","orcid":"https://orcid.org/0000-0002-2776-7768"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Florian Huemer","raw_affiliation_strings":["TU Wien,Institute of Computer Engineering,Vienna,Austria"],"affiliations":[{"raw_affiliation_string":"TU Wien,Institute of Computer Engineering,Vienna,Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006749662","display_name":"Andreas Steininger","orcid":"https://orcid.org/0000-0002-3847-1647"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas Steininger","raw_affiliation_strings":["TU Wien,Institute of Computer Engineering,Vienna,Austria"],"affiliations":[{"raw_affiliation_string":"TU Wien,Institute of Computer Engineering,Vienna,Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052514205"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.38750552,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.6146000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.6146000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.2734000086784363,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.03189999982714653,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6306999921798706},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6047000288963318},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.51910001039505},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.48179998993873596},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4602000117301941},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4377000033855438},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4284000098705292},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4106000065803528},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.37700000405311584}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7803999781608582},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6306999921798706},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6047000288963318},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.51910001039505},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.48179998993873596},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4602000117301941},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4377000033855438},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4284000098705292},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4106000065803528},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4083999991416931},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.37700000405311584},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.3736000061035156},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.373199999332428},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.36820000410079956},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.35339999198913574},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.350600004196167},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.33889999985694885},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3379000127315521},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.3303000032901764},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.32010000944137573},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.3165000081062317},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.3093000054359436},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.28130000829696655},{"id":"https://openalex.org/C94461902","wikidata":"https://www.wikidata.org/wiki/Q2762418","display_name":"Formal proof","level":3,"score":0.27480000257492065},{"id":"https://openalex.org/C50712370","wikidata":"https://www.wikidata.org/wiki/Q4269346","display_name":"Software fault tolerance","level":3,"score":0.26969999074935913},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.2694000005722046},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.26910001039505005},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2630999982357025}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321181","display_name":"Austrian Science Fund","ror":"https://ror.org/013tf3c58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W232434517","https://openalex.org/W2029005287","https://openalex.org/W2035720669","https://openalex.org/W2052771421","https://openalex.org/W2107216007","https://openalex.org/W2117939640","https://openalex.org/W2122123384","https://openalex.org/W2134829921","https://openalex.org/W2159380800","https://openalex.org/W2160190129","https://openalex.org/W2767956243","https://openalex.org/W3206691215","https://openalex.org/W3207212022","https://openalex.org/W4256596352","https://openalex.org/W4310449170","https://openalex.org/W4310449352","https://openalex.org/W4386231630","https://openalex.org/W4390877987","https://openalex.org/W4411055363"],"related_works":[],"abstract_inverted_index":{"As":[0],"fault":[1,28,63,70,105,158],"tolerance":[2],"becomes":[3],"an":[4],"increasingly":[5],"critical":[6,89],"concern":[7],"in":[8,37,85,156],"digital":[9],"circuit":[10,27,93,130],"design,":[11],"asynchronous":[12],"architectures":[13],"offer":[14],"promising":[15],"robustness":[16],"against":[17],"faults":[18],"like":[19],"timing":[20],"variations.":[21],"Although":[22],"prior":[23],"studies":[24,147],"have":[25],"investigated":[26],"behavior":[29,94],"using":[30],"empirical":[31,135],"techniques,":[32],"a":[33,86],"comprehensive":[34],"analysis":[35,110],"grounded":[36],"formal":[38,58,138],"methods":[39],"has":[40],"remained":[41],"largely":[42],"unexplored.In":[43],"this":[44],"paper,":[45],"we":[46],"present":[47],"the":[48,164],"tool":[49,77,165],"SeAL":[50],"(Sensitivity":[51],"Ana-lyzer":[52],"for":[53,65,82],"Asynchronous":[54],"Logic)":[55],"that":[56,114,163],"enables":[57],"modeling,":[59],"simulation,":[60,104],"and":[61,68,108,132,137,161],"systematic":[62],"injection":[64],"both":[66,134],"transient":[67],"permanent":[69],"types.":[71],"Leveraging":[72],"provably":[73],"complete":[74],"algorithms,":[75],"our":[76],"reliably":[78],"identifies":[79],"susceptibility":[80],"windows":[81],"all":[83],"signals":[84],"circuit,":[87],"i.e.,":[88],"temporal":[90],"regions":[91],"where":[92],"may":[95],"deviate":[96],"due":[97],"to":[98,111,117,170,176,183],"injected":[99],"faults.":[100],"It":[101],"supports":[102,133],"trace-based":[103],"equivalence":[106],"checking,":[107],"output":[109],"reveal":[112],"vulnerabilities":[113],"are":[115],"difficult":[116],"detect":[118],"through":[119,145],"traditional":[120],"testing.":[121],"The":[122],"tool\u2019s":[123],"modular":[124],"architecture":[125],"allows":[126],"seamless":[127],"integration":[128],"with":[129,181],"descriptions":[131],"experimentation":[136],"verification":[139],"workflows.":[140],"We":[141],"demonstrate":[142],"its":[143,154],"capabilities":[144],"case":[146],"on":[148],"quasi":[149],"delay-insensitive":[150],"(QDI)":[151],"components,":[152],"highlighting":[153],"value":[155],"rigorous":[157],"resilience":[159],"evaluation,":[160],"show":[162],"can":[166],"also":[167],"be":[168],"used":[169],"analyze":[171],"synchronous":[172],"circuits,":[173],"allowing":[174],"one":[175],"systematically":[177],"compare":[178],"design":[179],"paradigms":[180],"respect":[182],"resilience.":[184]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-12-09T00:00:00"}