{"id":"https://openalex.org/W4417170346","doi":"https://doi.org/10.1109/icecs66544.2025.11270580","title":"A 208 MS/s 32-Channel Burst-Sampling ADC in 0.18um BiCMOS","display_name":"A 208 MS/s 32-Channel Burst-Sampling ADC in 0.18um BiCMOS","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417170346","doi":"https://doi.org/10.1109/icecs66544.2025.11270580"},"language":null,"primary_location":{"id":"doi:10.1109/icecs66544.2025.11270580","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270580","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092357750","display_name":"Kenny Vohl","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Kenny T. Vohl","raw_affiliation_strings":["Integrated Analog Circuits and RF Systems RWTH Aachen University,Aachen,Germany,D-52074"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits and RF Systems RWTH Aachen University,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085686166","display_name":"Tobias Zekorn","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias Zekorn","raw_affiliation_strings":["Integrated Analog Circuits and RF Systems RWTH Aachen University,Aachen,Germany,D-52074"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits and RF Systems RWTH Aachen University,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061570623","display_name":"Erik Wehr","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Erik Wehr","raw_affiliation_strings":["Integrated Analog Circuits and RF Systems RWTH Aachen University,Aachen,Germany,D-52074"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits and RF Systems RWTH Aachen University,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033528054","display_name":"Ralf Wunderlich","orcid":"https://orcid.org/0000-0001-5841-6293"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Wunderlich","raw_affiliation_strings":["Integrated Analog Circuits and RF Systems RWTH Aachen University,Aachen,Germany,D-52074"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits and RF Systems RWTH Aachen University,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039003474","display_name":"Stefan Heinen","orcid":"https://orcid.org/0009-0001-7568-8116"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["Integrated Analog Circuits and RF Systems RWTH Aachen University,Aachen,Germany,D-52074"],"affiliations":[{"raw_affiliation_string":"Integrated Analog Circuits and RF Systems RWTH Aachen University,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5092357750"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.41034729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.949400007724762,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.949400007724762,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.01510000042617321,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11230","display_name":"Innovative Energy Harvesting Technologies","score":0.006200000178068876,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5794000029563904},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5184999704360962},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.4316999912261963},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.423799991607666},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42340001463890076},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.37869998812675476},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.3700000047683716},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.362199991941452}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6050999760627747},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5794000029563904},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5267999768257141},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5184999704360962},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.4316999912261963},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.423799991607666},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42340001463890076},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39660000801086426},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37869998812675476},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.3700000047683716},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36800000071525574},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.362199991941452},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.3158000111579895},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.31189998984336853},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.3066999912261963},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.30300000309944153},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.2944999933242798},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2863999903202057},{"id":"https://openalex.org/C118993495","wikidata":"https://www.wikidata.org/wiki/Q5042828","display_name":"Electrical efficiency","level":3,"score":0.2825999855995178},{"id":"https://openalex.org/C88653102","wikidata":"https://www.wikidata.org/wiki/Q570553","display_name":"Power MOSFET","level":5,"score":0.2773999869823456},{"id":"https://openalex.org/C2779308522","wikidata":"https://www.wikidata.org/wiki/Q843958","display_name":"Digitization","level":2,"score":0.27570000290870667},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.27559998631477356},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2678000032901764},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.2590999901294708}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270580","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270580","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1506181187","https://openalex.org/W1580489884","https://openalex.org/W1598205231","https://openalex.org/W2015794844","https://openalex.org/W2126836038","https://openalex.org/W4387250708","https://openalex.org/W4396596627"],"related_works":[],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"an":[3,12,155],"analog-to-digital":[4],"converter":[5,84],"(ADC)":[6],"monolithically":[7],"implemented":[8],"as":[9],"part":[10],"of":[11,32,67,80,113,116,174],"active":[13],"gate":[14],"driver":[15],"(AGD)":[16],"system":[17],"in":[18,48,98,130,140,154,166],"a":[19,33,49,96,131,144,159,167],"0.18":[20],"\u00b5m":[21],"technology":[22,100],"which":[23,124],"is":[24,148,152],"designed":[25],"to":[26,59,72,126],"capture":[27],"the":[28,46,63,68,81,86,90,99,104,110,114,121,172],"fast":[29],"voltage":[30],"transition":[31,122],"power":[34,105],"MOSFET":[35],"during":[36,158],"switching":[37],"using":[38,85],"32":[39,141],"interleaved":[40,156],"track-and-hold":[41],"channels":[42],"and":[43,61,70,135],"subsequently":[44,165],"performing":[45],"quantization":[47],"7-bit":[50],"SAR":[51],"quantizer.":[52],"The":[53],"accurate":[54],"measurement":[55],"can":[56,136],"be":[57,127,137],"used":[58],"determine":[60],"optimize":[62],"current":[64],"operating":[65],"performance":[66],"AGD":[69],"offers":[71],"further":[73],"enhance":[74],"efficiency":[75],"or":[76],"electromagnetic":[77],"emissions":[78],"(EME)":[79],"switch":[82],"mode":[83],"system.":[87],"However,":[88],"achieving":[89],"required":[91,102],"high":[92],"conversion":[93],"rate":[94],"poses":[95],"challenge":[97],"node":[101],"for":[103],"circuitry.":[106],"To":[107],"solve":[108],"this,":[109],"unique":[111],"properties":[112],"signals":[115],"interest":[117],"are":[118],"exploited.":[119],"Specifically,":[120],"window":[123],"has":[125],"converted":[128],"occurs":[129,164],"short":[132,160],"time":[133],"frame":[134],"fully":[138],"captured":[139],"samples.":[142],"Thus,":[143],"non-uniform":[145],"sampling":[146,151],"scheme":[147],"proposed":[149],"where":[150],"done":[153],"stage":[157],"burst":[161],"while":[162],"digitization":[163],"single":[168],"quantizer":[169,175],"circuit,":[170],"allowing":[171],"use":[173],"architectures":[176],"not":[177],"normally":[178],"associated":[179],"with":[180],"high-speed":[181],"designs.":[182]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-09T00:00:00"}