{"id":"https://openalex.org/W4415034497","doi":"https://doi.org/10.1109/icecs66544.2025.11270578","title":"Predictive Modeling of FPGA Resource and Power Consumption for Configurable CNN Operators","display_name":"Predictive Modeling of FPGA Resource and Power Consumption for Configurable CNN Operators","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4415034497","doi":"https://doi.org/10.1109/icecs66544.2025.11270578"},"language":"en","primary_location":{"id":"doi:10.1109/icecs66544.2025.11270578","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270578","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-05290879/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044106340","display_name":"Philippe Magalh\u00e3es","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I86767153","display_name":"Universit\u00e9 Jean Monnet","ror":"https://ror.org/04yznqr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I86767153"]},{"id":"https://openalex.org/I4210085887","display_name":"Laboratoire Hubert Curien","ror":"https://ror.org/0028p8r67","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I277688954","https://openalex.org/I4210085887","https://openalex.org/I4210091746","https://openalex.org/I4210095849","https://openalex.org/I4412460541","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Philippe Magalh\u00e3es","raw_affiliation_strings":["Univ. J. Monnet,Lab. H. Curien, UMR 5516 CNRS, IOGS,Saint Etienne,France","LabHC - Laboratoire Hubert Curien (B\u00e2timent F 18 Rue du Professeur Beno\u00eet Lauras\r\n42000 Saint-Etienne - France)"],"affiliations":[{"raw_affiliation_string":"Univ. J. Monnet,Lab. H. Curien, UMR 5516 CNRS, IOGS,Saint Etienne,France","institution_ids":["https://openalex.org/I86767153","https://openalex.org/I1294671590","https://openalex.org/I4210085887"]},{"raw_affiliation_string":"LabHC - Laboratoire Hubert Curien (B\u00e2timent F 18 Rue du Professeur Beno\u00eet Lauras\r\n42000 Saint-Etienne - France)","institution_ids":["https://openalex.org/I4210085887"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106744281","display_name":"Virginie Fresse","orcid":"https://orcid.org/0000-0002-9944-0174"},"institutions":[{"id":"https://openalex.org/I4210085887","display_name":"Laboratoire Hubert Curien","ror":"https://ror.org/0028p8r67","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I277688954","https://openalex.org/I4210085887","https://openalex.org/I4210091746","https://openalex.org/I4210095849","https://openalex.org/I4412460541","https://openalex.org/I59692284"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I86767153","display_name":"Universit\u00e9 Jean Monnet","ror":"https://ror.org/04yznqr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I86767153"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Virginie Fresse","raw_affiliation_strings":["Univ. J. Monnet,Lab. H. Curien, UMR 5516 CNRS, IOGS,Saint Etienne,France","LabHC - Laboratoire Hubert Curien (B\u00e2timent F 18 Rue du Professeur Beno\u00eet Lauras\r\n42000 Saint-Etienne - France)"],"affiliations":[{"raw_affiliation_string":"Univ. J. Monnet,Lab. H. Curien, UMR 5516 CNRS, IOGS,Saint Etienne,France","institution_ids":["https://openalex.org/I86767153","https://openalex.org/I1294671590","https://openalex.org/I4210085887"]},{"raw_affiliation_string":"LabHC - Laboratoire Hubert Curien (B\u00e2timent F 18 Rue du Professeur Beno\u00eet Lauras\r\n42000 Saint-Etienne - France)","institution_ids":["https://openalex.org/I4210085887"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049175741","display_name":"Beno\u00eet Suffran","orcid":"https://orcid.org/0000-0001-6747-9122"},"institutions":[{"id":"https://openalex.org/I4210128684","display_name":"Laboratoire des Technologies de la Micro\u00e9lectronique","ror":"https://ror.org/036zswm25","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210095849","https://openalex.org/I4210128684","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"Beno\u00eet Suffran","raw_affiliation_strings":["ST Microelectronics,Grenoble,France"],"affiliations":[{"raw_affiliation_string":"ST Microelectronics,Grenoble,France","institution_ids":["https://openalex.org/I4210128684","https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076846929","display_name":"Olivier Alata","orcid":"https://orcid.org/0000-0002-7185-0702"},"institutions":[{"id":"https://openalex.org/I4210085887","display_name":"Laboratoire Hubert Curien","ror":"https://ror.org/0028p8r67","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I277688954","https://openalex.org/I4210085887","https://openalex.org/I4210091746","https://openalex.org/I4210095849","https://openalex.org/I4412460541","https://openalex.org/I59692284"]},{"id":"https://openalex.org/I86767153","display_name":"Universit\u00e9 Jean Monnet","ror":"https://ror.org/04yznqr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I86767153"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Alata","raw_affiliation_strings":["Univ. J. Monnet,Lab. H. Curien, UMR 5516 CNRS, IOGS,Saint Etienne,France","LabHC - Laboratoire Hubert Curien (B\u00e2timent F 18 Rue du Professeur Beno\u00eet Lauras\r\n42000 Saint-Etienne - France)"],"affiliations":[{"raw_affiliation_string":"Univ. J. Monnet,Lab. H. Curien, UMR 5516 CNRS, IOGS,Saint Etienne,France","institution_ids":["https://openalex.org/I86767153","https://openalex.org/I1294671590","https://openalex.org/I4210085887"]},{"raw_affiliation_string":"LabHC - Laboratoire Hubert Curien (B\u00e2timent F 18 Rue du Professeur Beno\u00eet Lauras\r\n42000 Saint-Etienne - France)","institution_ids":["https://openalex.org/I4210085887"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044106340"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210085887","https://openalex.org/I86767153"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28891394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9265999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9265999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9214000105857849,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9150999784469604,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7831000089645386},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6492999792098999},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.625},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5879999995231628},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.5648000240325928},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.47360000014305115},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4489000141620636},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4431000053882599},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.41530001163482666}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7831000089645386},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7175999879837036},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6492999792098999},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.625},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5879999995231628},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5734000205993652},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.5648000240325928},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48910000920295715},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.47360000014305115},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4489000141620636},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4431000053882599},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43380001187324524},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.41530001163482666},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.40560001134872437},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3871000111103058},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35760000348091125},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.350600004196167},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.3287000060081482},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.32339999079704285},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.31290000677108765},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29670000076293945},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.29409998655319214},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.2904999852180481},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.28850001096725464},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.2816999852657318},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.273499995470047},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2721000015735626},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.2680000066757202},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.26739999651908875},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.2540000081062317},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2526000142097473},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.2508000135421753}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270578","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270578","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-05290879v1","is_oa":true,"landing_page_url":"https://hal.science/hal-05290879","pdf_url":"https://hal.science/hal-05290879/document","source":{"id":"https://openalex.org/S4406922454","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2025","raw_type":"Preprints, Working Papers, ..."}],"best_oa_location":{"id":"pmh:oai:HAL:hal-05290879v1","is_oa":true,"landing_page_url":"https://hal.science/hal-05290879","pdf_url":"https://hal.science/hal-05290879/document","source":{"id":"https://openalex.org/S4406922454","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2025","raw_type":"Preprints, Working Papers, ..."},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4538174631","display_name":null,"funder_award_id":"I-D\u00e9mo","funder_id":"https://openalex.org/F4320316512","funder_display_name":"Bpifrance"}],"funders":[{"id":"https://openalex.org/F4320316512","display_name":"Bpifrance","ror":"https://ror.org/008zkt807"},{"id":"https://openalex.org/F4320326245","display_name":"R\u00e9gion Auvergne-Rh\u00f4ne-Alpes","ror":null}],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4415034497.pdf"},"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"As":[0],"Convolutional":[1],"Neural":[2],"Networks":[3],"(CNNs)":[4],"continue":[5],"to":[6,20,82],"grow":[7],"in":[8,72],"complexity":[9],"and":[10,28,40,50,69,74,94,140,157,167],"accuracy,":[11],"their":[12,37],"deployment":[13,175],"on":[14,24,176],"embedded":[15],"platforms":[16],"requires":[17],"hardware-aware":[18],"optimizations":[19],"meet":[21],"stringent":[22],"constraints":[23],"logic":[25,88],"resources,":[26],"power,":[27],"latency.":[29],"FPGAs":[30],"offer":[31],"an":[32],"attractive":[33],"solution":[34],"because":[35],"of":[36,61,120,128,142,154],"parallelism,":[38,93],"reconfigurability,":[39],"energy":[41],"efficiency.":[42],"However,":[43],"conventional":[44],"FPGA":[45,123],"design":[46,107],"flows":[47],"remain":[48],"time-consuming":[49],"often":[51],"lack":[52],"early-stage":[53],"estimation":[54,153],"capabilities.":[55],"This":[56,162],"work":[57],"introduces":[58],"a":[59,110],"library":[60],"parameterizable":[62],"Intellectual":[63],"Properties":[64],"(IPs)":[65],"for":[66,76,114,171],"convolution,":[67],"activation,":[68],"pooling,":[70],"developed":[71],"VHDL":[73],"optimized":[75],"fixed-point":[77],"arithmetic.":[78],"IPs":[79],"were":[80,134],"designed":[81],"address":[83],"various":[84],"architectural":[85,165],"trade-offs":[86],"involving":[87],"usage,":[89],"DSP":[90],"allocation":[91],"strategy,":[92],"power":[95,159],"efficiency,":[96],"while":[97],"also":[98],"supporting":[99],"faster":[100],"development":[101],"through":[102],"modular":[103],"reuse.":[104],"To":[105],"accelerate":[106],"space":[108],"exploration,":[109],"methodology":[111],"is":[112],"proposed":[113],"generating":[115],"predictive":[116],"mathematical":[117],"models":[118,133],"capable":[119],"estimating":[121],"key":[122],"resource":[124],"metrics":[125],"as":[126],"functions":[127],"input":[129],"bit":[130],"widths.":[131],"The":[132],"validated":[135],"with":[136],"low":[137],"prediction":[138],"errors":[139],"coefficient":[141],"determination":[143],"(R<sup":[144],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[145],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>)":[146],"values":[147],"greater":[148],"than":[149],"0.94,":[150],"allowing":[151],"accurate":[152],"the":[155,169],"resources":[156],"dynamic":[158],"without":[160],"synthesis.":[161],"supports":[163],"fast":[164],"decisions":[166],"paves":[168],"way":[170],"automated,":[172],"resource-aware":[173],"CNN":[174],"FPGAs.":[177]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}