{"id":"https://openalex.org/W4417169631","doi":"https://doi.org/10.1109/icecs66544.2025.11270496","title":"Modular 1 Gbps Hardware TCP/IP FPGA Readout for MPGD Applications with APV25","display_name":"Modular 1 Gbps Hardware TCP/IP FPGA Readout for MPGD Applications with APV25","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417169631","doi":"https://doi.org/10.1109/icecs66544.2025.11270496"},"language":null,"primary_location":{"id":"doi:10.1109/icecs66544.2025.11270496","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120076777","display_name":"Fatima Bzeih","orcid":null},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Fatima Bzeih","raw_affiliation_strings":["University of Genoa and Padua,INFN Genoa,Italy"],"affiliations":[{"raw_affiliation_string":"University of Genoa and Padua,INFN Genoa,Italy","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013793601","display_name":"Chiara Micheli","orcid":"https://orcid.org/0000-0001-9573-4389"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Chiara Micheli","raw_affiliation_strings":["University of Genoa,Italy"],"affiliations":[{"raw_affiliation_string":"University of Genoa,Italy","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105713621","display_name":"Paolo Musico","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122293","display_name":"National Institute of Health","ror":"https://ror.org/02qwkrw10","country_code":"AM","type":"government","lineage":["https://openalex.org/I4210122293"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Paolo Musico","raw_affiliation_strings":["National Institute of Health (ISS) and INFN Rome I,Rome,Italy"],"affiliations":[{"raw_affiliation_string":"National Institute of Health (ISS) and INFN Rome I,Rome,Italy","institution_ids":["https://openalex.org/I4210122293"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039547618","display_name":"E. Cisbani","orcid":"https://orcid.org/0000-0002-6774-8473"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Evaristo Cisbani","raw_affiliation_strings":["INFN Genoa,Genoa,Italy"],"affiliations":[{"raw_affiliation_string":"INFN Genoa,Genoa,Italy","institution_ids":["https://openalex.org/I83816512"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5120076777"],"corresponding_institution_ids":["https://openalex.org/I83816512"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18624053,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11044","display_name":"Particle Detector Development and Performance","score":0.8880000114440918,"subfield":{"id":"https://openalex.org/subfields/3106","display_name":"Nuclear and High Energy Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11044","display_name":"Particle Detector Development and Performance","score":0.8880000114440918,"subfield":{"id":"https://openalex.org/subfields/3106","display_name":"Nuclear and High Energy Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.034699998795986176,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.004900000058114529,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vmebus","display_name":"VMEbus","score":0.7206000089645386},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6575000286102295},{"id":"https://openalex.org/keywords/data-acquisition","display_name":"Data acquisition","score":0.5874000191688538},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.5630000233650208},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5365999937057495},{"id":"https://openalex.org/keywords/upgrade","display_name":"Upgrade","score":0.4510999917984009},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.44780001044273376},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.4345000088214874},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4180000126361847}],"concepts":[{"id":"https://openalex.org/C117180269","wikidata":"https://www.wikidata.org/wiki/Q1377238","display_name":"VMEbus","level":3,"score":0.7206000089645386},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6575000286102295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6118000149726868},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5946000218391418},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5914999842643738},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.5874000191688538},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.5630000233650208},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5365999937057495},{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.4510999917984009},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.44780001044273376},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.4345000088214874},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4180000126361847},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.3749000132083893},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.37139999866485596},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.33379998803138733},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.33180001378059387},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.3052999973297119},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3000999987125397},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.28279998898506165},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.27720001339912415},{"id":"https://openalex.org/C2776379158","wikidata":"https://www.wikidata.org/wiki/Q1069084","display_name":"Gigabit Ethernet","level":3,"score":0.27300000190734863},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2597000002861023},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.25519999861717224},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2542000114917755},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.25380000472068787}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270496","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2028860998","https://openalex.org/W2036145387","https://openalex.org/W2055650172","https://openalex.org/W2095937582","https://openalex.org/W2103403705","https://openalex.org/W2898353568","https://openalex.org/W4310061315"],"related_works":[],"abstract_inverted_index":{"The":[0,64,88,130],"APV25":[1],"front-end":[2],"chip":[3],"is":[4],"widely":[5],"used":[6],"in":[7,37],"Micro":[8],"Pattern":[9],"Gaseous":[10],"Detectors":[11],"(MPGDs),":[12],"including":[13,133],"Gas":[14],"Electron":[15],"Multiplier":[16],"(GEM)":[17],"systems,":[18],"due":[19],"to":[20,124],"its":[21],"robust":[22],"performance":[23],"and":[24,40,75,106,117,138,147],"integration":[25],"flexibility.":[26],"Traditional":[27],"readout":[28],"architectures":[29],"based":[30],"on":[31,59],"the":[32,67],"VME":[33,68],"bus":[34],"impose":[35],"limitations":[36],"bandwidth,":[38],"scalability,":[39],"compatibility":[41],"with":[42,70,100],"modern":[43],"data":[44,83],"acquisition":[45],"frameworks.":[46],"This":[47],"work":[48],"presents":[49],"a":[50,71,97,118,149],"fully":[51],"hardware-integrated":[52],"1":[53],"Gbps":[54,155],"Ethernet-based":[55],"DAQ":[56],"system":[57,89],"implemented":[58],"an":[60,76],"Xilinx":[61],"Kintex-7":[62],"FPGA.":[63],"design":[65],"replaces":[66],"back-end":[69],"memory-mapped":[72],"TCP/IP":[73],"interface":[74],"optional":[77],"streaming":[78,120],"mode,":[79],"enabling":[80],"deterministic,":[81],"real-time":[82],"transmission":[84],"without":[85],"embedded":[86],"processors.":[87],"was":[90],"validated":[91],"using":[92,127],"real":[93],"detector":[94],"signals":[95],"from":[96],"\u00b5RWELL":[98],"chamber,":[99],"successful":[101],"capture":[102],"of":[103,122],"cosmic":[104],"events":[105],"multi-channel":[107],"charge":[108],"readout.":[109],"Benchmarking":[110],"confirms":[111],"reliable":[112],"multi-word":[113],"transactions":[114],"over":[115],"TCP":[116,139],"sustained":[119],"throughput":[121],"up":[123],"100":[125],"MB/s":[126],"generated":[128],"data.":[129],"complete":[131],"architecture,":[132],"deserialization,":[134],"event":[135],"building,":[136],"histogramming,":[137],"interface,":[140],"fits":[141],"comfortably":[142],"within":[143],"available":[144],"FPGA":[145],"resources":[146],"provides":[148],"scalable":[150],"upgrade":[151],"path":[152],"toward":[153],"10":[154],"Ethernet":[156],"for":[157],"high-luminosity":[158],"experiments.":[159]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-09T00:00:00"}