{"id":"https://openalex.org/W4417170097","doi":"https://doi.org/10.1109/icecs66544.2025.11270483","title":"Memory-Less 12-Bit Direct Digital Frequency Synthesizer Architecture on FPGA","display_name":"Memory-Less 12-Bit Direct Digital Frequency Synthesizer Architecture on FPGA","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417170097","doi":"https://doi.org/10.1109/icecs66544.2025.11270483"},"language":"en","primary_location":{"id":"doi:10.1109/icecs66544.2025.11270483","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270483","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007426935","display_name":"Kalle I. Palom\u00e4ki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Kalle I. Palom\u00e4ki","raw_affiliation_strings":["Tampere University,Wireless Research Center,Tampere,Finland"],"affiliations":[{"raw_affiliation_string":"Tampere University,Wireless Research Center,Tampere,Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jari Nurmi","raw_affiliation_strings":["Tampere University,Wireless Research Center,Tampere,Finland"],"affiliations":[{"raw_affiliation_string":"Tampere University,Wireless Research Center,Tampere,Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007426935"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.40070099,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.005100000184029341,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.0008999999845400453,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.8467000126838684},{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.8299999833106995},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7200000286102295},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6740000247955322},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.5076000094413757},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.48030000925064087},{"id":"https://openalex.org/keywords/amplitude","display_name":"Amplitude","score":0.4050000011920929},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.3847000002861023},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.3644999861717224},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.3416999876499176}],"concepts":[{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.8467000126838684},{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.8299999833106995},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7200000286102295},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6740000247955322},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.635699987411499},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5702999830245972},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.5076000094413757},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.48030000925064087},{"id":"https://openalex.org/C180205008","wikidata":"https://www.wikidata.org/wiki/Q159190","display_name":"Amplitude","level":2,"score":0.4050000011920929},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.3847000002861023},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.3644999861717224},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3495999872684479},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.3416999876499176},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.3188000023365021},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.31709998846054077},{"id":"https://openalex.org/C89836824","wikidata":"https://www.wikidata.org/wiki/Q160710","display_name":"Read-only memory","level":2,"score":0.2946999967098236},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.28929999470710754},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.28540000319480896},{"id":"https://openalex.org/C11930861","wikidata":"https://www.wikidata.org/wiki/Q181417","display_name":"Frequency modulation","level":3,"score":0.28139999508857727},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.2806999981403351},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.28060001134872437},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.2784000039100647},{"id":"https://openalex.org/C2780056265","wikidata":"https://www.wikidata.org/wiki/Q106239881","display_name":"High dynamic range","level":3,"score":0.2752000093460083},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.27129998803138733},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.2703999876976013},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.26809999346733093},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.26669999957084656},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.26260000467300415},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.258899986743927},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2533999979496002},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.25060001015663147},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2502000033855438}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270483","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270483","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:trepo.tuni.fi:10024/233663","is_oa":false,"landing_page_url":"https://trepo.tuni.fi/handle/10024/233663","pdf_url":null,"source":{"id":"https://openalex.org/S7407055260","display_name":"Trepo - Institutional Repository of Tampere University","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1483685374","https://openalex.org/W2061135571","https://openalex.org/W2141492992","https://openalex.org/W2160968599","https://openalex.org/W2993245516","https://openalex.org/W3094214451","https://openalex.org/W3128461779","https://openalex.org/W4235157982","https://openalex.org/W4256164501","https://openalex.org/W4317795047","https://openalex.org/W4360585175","https://openalex.org/W4399884460","https://openalex.org/W4402989293","https://openalex.org/W4404971006"],"related_works":[],"abstract_inverted_index":{"Direct":[0],"digital":[1,9],"frequency":[2],"synthesizer":[3],"(DDFS)":[4],"is":[5,44,105],"used":[6],"to":[7,63],"generate":[8],"sinusoidal":[10],"signals.":[11],"Typically,":[12],"the":[13,26,52,65,99],"architectures":[14],"utilize":[15],"memory.":[16],"However,":[17],"in":[18,51],"many":[19],"applications,":[20],"such":[21],"as":[22],"low":[23],"cost":[24],"FPGAs,":[25],"memory":[27],"resources":[28],"are":[29,61],"scarce.":[30],"In":[31],"this":[32],"paper,":[33],"we":[34],"present":[35],"a":[36,84],"memory-free,":[37],"quadrature":[38],"DDFS":[39,70],"architecture.":[40],"The":[41,69,90],"memory-free":[42],"operation":[43],"obtained":[45],"by":[46],"utilizing":[47],"Chebyshev":[48],"polynomial":[49],"approximation":[50],"amplitude":[53,59],"computation.":[54],"Additionally,":[55],"both":[56],"phase":[57],"and":[58,81,95,101],"dithering":[60,103],"applied":[62],"improve":[64],"output":[66],"signal":[67],"quality.":[68],"design":[71,91],"has":[72],"been":[73],"modeled":[74],"using":[75],"register":[76],"transfer":[77],"level":[78],"VHDL":[79],"code":[80],"implemented":[82],"on":[83,98],"field":[85],"programmable":[86],"gate":[87],"array":[88],"(FPGA).":[89],"consumes":[92],"276":[93],"LUTs":[94],"304":[96],"Flip-Flops":[97],"FPGA":[100],"with":[102],"it":[104],"capable":[106],"of":[107],"reaching":[108],"-72.5":[109],"dBc":[110],"spurious":[111],"free":[112],"dynamic":[113],"range":[114],"(SFDR).":[115]},"counts_by_year":[],"updated_date":"2026-03-09T08:58:05.943551","created_date":"2025-12-09T00:00:00"}