{"id":"https://openalex.org/W4390693189","doi":"https://doi.org/10.1109/icecs58634.2023.10382843","title":"Design of Phase-Interpolator Based Open-Loop Fractional Output Dividers","display_name":"Design of Phase-Interpolator Based Open-Loop Fractional Output Dividers","publication_year":2023,"publication_date":"2023-12-04","ids":{"openalex":"https://openalex.org/W4390693189","doi":"https://doi.org/10.1109/icecs58634.2023.10382843"},"language":"en","primary_location":{"id":"doi:10.1109/icecs58634.2023.10382843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs58634.2023.10382843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100390759","display_name":"Xiaowei Liu","orcid":"https://orcid.org/0000-0002-2577-0701"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Xiaowei Liu","raw_affiliation_strings":["University of Pavia,Department of ECBE,Pavia,Italy","Department of ECBE, University of Pavia, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pavia,Department of ECBE,Pavia,Italy","institution_ids":["https://openalex.org/I25217355"]},{"raw_affiliation_string":"Department of ECBE, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002715573","display_name":"Edoardo Bonizzoni","orcid":"https://orcid.org/0000-0002-8398-8506"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Edoardo Bonizzoni","raw_affiliation_strings":["University of Pavia,Department of ECBE,Pavia,Italy","Department of ECBE, University of Pavia, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pavia,Department of ECBE,Pavia,Italy","institution_ids":["https://openalex.org/I25217355"]},{"raw_affiliation_string":"Department of ECBE, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026435756","display_name":"Franco Maloberti","orcid":"https://orcid.org/0000-0001-8596-7824"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Maloberti","raw_affiliation_strings":["University of Pavia,Department of ECBE,Pavia,Italy","Department of ECBE, University of Pavia, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pavia,Department of ECBE,Pavia,Italy","institution_ids":["https://openalex.org/I25217355"]},{"raw_affiliation_string":"Department of ECBE, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072685434","display_name":"Alper Akdikmen","orcid":null},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alper Akdikmen","raw_affiliation_strings":["Microtera-M2,Pavia,Italy","Microtera-M2, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microtera-M2,Pavia,Italy","institution_ids":["https://openalex.org/I25217355"]},{"raw_affiliation_string":"Microtera-M2, Pavia, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101971581","display_name":"Haibin Liu","orcid":"https://orcid.org/0000-0002-8267-8717"},"institutions":[{"id":"https://openalex.org/I4210119559","display_name":"Taiwan Semiconductor Manufacturing Company (China)","ror":"https://ror.org/02s0wcj29","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210119559","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120306","display_name":"Micron Semiconductor (United Kingdom)","ror":"https://ror.org/030x88e61","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210120306"]}],"countries":["CN","GB"],"is_corresponding":false,"raw_author_name":"Haibin Liu","raw_affiliation_strings":["Microtera Semiconductor,Guangzhou,China","Microtera Semiconductor, Guangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microtera Semiconductor,Guangzhou,China","institution_ids":["https://openalex.org/I4210120306"]},{"raw_affiliation_string":"Microtera Semiconductor, Guangzhou, China","institution_ids":["https://openalex.org/I4210119559"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100463098","display_name":"Yao Liu","orcid":"https://orcid.org/0000-0003-3382-798X"},"institutions":[{"id":"https://openalex.org/I4210119559","display_name":"Taiwan Semiconductor Manufacturing Company (China)","ror":"https://ror.org/02s0wcj29","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210119559","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120306","display_name":"Micron Semiconductor (United Kingdom)","ror":"https://ror.org/030x88e61","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210120306"]}],"countries":["CN","GB"],"is_corresponding":false,"raw_author_name":"Yao Liu","raw_affiliation_strings":["Microtera Semiconductor,Guangzhou,China","Microtera Semiconductor, Guangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microtera Semiconductor,Guangzhou,China","institution_ids":["https://openalex.org/I4210120306"]},{"raw_affiliation_string":"Microtera Semiconductor, Guangzhou, China","institution_ids":["https://openalex.org/I4210119559"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0817,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.76023052,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9868999719619751,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8477357625961304},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.6505856513977051},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6109787821769714},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5843353271484375},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5715090036392212},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.5318306088447571},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.5282370448112488},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5037152171134949},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4497770667076111},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.43202781677246094},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4205145537853241},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41292935609817505},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3611759543418884},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.35813820362091064},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21953335404396057},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2129075527191162},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18325752019882202},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13163360953330994},{"id":"https://openalex.org/keywords/power-dividers-and-directional-couplers","display_name":"Power dividers and directional couplers","score":0.12337440252304077},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.09644815325737},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09632986783981323},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0916251540184021}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8477357625961304},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.6505856513977051},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6109787821769714},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5843353271484375},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5715090036392212},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.5318306088447571},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.5282370448112488},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5037152171134949},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4497770667076111},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.43202781677246094},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4205145537853241},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41292935609817505},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3611759543418884},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.35813820362091064},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21953335404396057},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2129075527191162},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18325752019882202},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13163360953330994},{"id":"https://openalex.org/C202988678","wikidata":"https://www.wikidata.org/wiki/Q1417986","display_name":"Power dividers and directional couplers","level":2,"score":0.12337440252304077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09644815325737},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09632986783981323},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0916251540184021},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs58634.2023.10382843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs58634.2023.10382843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2008181086","https://openalex.org/W2496938897","https://openalex.org/W2801331088","https://openalex.org/W2921351625","https://openalex.org/W3090640075","https://openalex.org/W3133845769","https://openalex.org/W4293198705"],"related_works":["https://openalex.org/W2347235883","https://openalex.org/W2017031079","https://openalex.org/W2323690069","https://openalex.org/W2110035284","https://openalex.org/W2383563100","https://openalex.org/W2393658466","https://openalex.org/W4248234938","https://openalex.org/W1981084410","https://openalex.org/W2078506771","https://openalex.org/W2914442136"],"abstract_inverted_index":{"The":[0,20],"architectural":[1],"and":[2,40],"circuit":[3,39],"design":[4],"aspects":[5],"for":[6,26],"designing":[7],"an":[8],"open-loop":[9],"fractional":[10],"output":[11],"divider":[12],"used":[13],"in":[14],"a":[15,37,41,50],"clock":[16],"generator":[17],"are":[18],"considered.":[19],"analysis":[21],"of":[22,44,54],"two":[23],"classical":[24],"schemes":[25],"phase":[27,46],"interpolation":[28],"shows":[29],"that":[30],"Type":[31],"II":[32],"is":[33],"preferred,":[34],"as":[35],"using":[36],"replica":[38],"special":[42],"driver":[43],"the":[45],"generators":[47],"allows":[48],"obtaining":[49],"simulated":[51],"RMS":[52],"jitter":[53],"680":[55],"fs.":[56]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}