{"id":"https://openalex.org/W4390693438","doi":"https://doi.org/10.1109/icecs58634.2023.10382829","title":"An Optimized VLSI Exponential Unit Design Exploring Efficient Arithmetic Operation Strategies","display_name":"An Optimized VLSI Exponential Unit Design Exploring Efficient Arithmetic Operation Strategies","publication_year":2023,"publication_date":"2023-12-04","ids":{"openalex":"https://openalex.org/W4390693438","doi":"https://doi.org/10.1109/icecs58634.2023.10382829"},"language":"en","primary_location":{"id":"doi:10.1109/icecs58634.2023.10382829","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icecs58634.2023.10382829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112401232","display_name":"Patr\u00edcia da Costa","orcid":"https://orcid.org/0000-0001-5121-7101"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Patr\u00edcia Da Costa","raw_affiliation_strings":["Federal University of Rio Grande do Sul,Graduate Program on Microelectronics,Porto Alegre,Brazil","Graduate Program on Microelectronics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul,Graduate Program on Microelectronics,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Graduate Program on Microelectronics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104226359","display_name":"Morgana da Rosa","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Morgana Da Rosa","raw_affiliation_strings":["Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil","Graduate Program on Computing, Federal University of Pelotas (UFPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Graduate Program on Computing, Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030974893","display_name":"Rafael Soares","orcid":"https://orcid.org/0000-0001-9493-7272"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Rafael Soares","raw_affiliation_strings":["Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil","Graduate Program on Computing, Federal University of Pelotas (UFPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Graduate Program on Computing, Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074598853","display_name":"Eduardo Costa","orcid":"https://orcid.org/0009-0009-2731-8864"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo Da Costa","raw_affiliation_strings":["Catholic University of Pelotas (UCPel),Graduate Program on Electronic Engineering and Computing,Pelotas,Brazil","Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Catholic University of Pelotas (UCPel),Graduate Program on Electronic Engineering and Computing,Pelotas,Brazil","institution_ids":["https://openalex.org/I110676245"]},{"raw_affiliation_string":"Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Federal University of Rio Grande do Sul (UFRGS),Graduate Program on Microelectronics (PGMICRO),Porto Alegre,Brazil","Graduate Program on Microelectronics (PGMICRO), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul (UFRGS),Graduate Program on Microelectronics (PGMICRO),Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Graduate Program on Microelectronics (PGMICRO), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5112401232"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.1301,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47991573,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7522653937339783},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7511541843414307},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5970607995986938},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5930793285369873},{"id":"https://openalex.org/keywords/exponential-function","display_name":"Exponential function","score":0.5711262226104736},{"id":"https://openalex.org/keywords/taylor-series","display_name":"Taylor series","score":0.5306296348571777},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4724426865577698},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.45053622126579285},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44680655002593994},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39877381920814514},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34260421991348267},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2985956072807312},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.22989991307258606},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.21682143211364746},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16912642121315002},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1236722469329834}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7522653937339783},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7511541843414307},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5970607995986938},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5930793285369873},{"id":"https://openalex.org/C151376022","wikidata":"https://www.wikidata.org/wiki/Q168698","display_name":"Exponential function","level":2,"score":0.5711262226104736},{"id":"https://openalex.org/C158946198","wikidata":"https://www.wikidata.org/wiki/Q131187","display_name":"Taylor series","level":2,"score":0.5306296348571777},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4724426865577698},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.45053622126579285},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44680655002593994},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39877381920814514},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34260421991348267},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2985956072807312},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22989991307258606},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.21682143211364746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16912642121315002},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1236722469329834},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs58634.2023.10382829","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icecs58634.2023.10382829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2042519306","https://openalex.org/W2067313465","https://openalex.org/W2317679594","https://openalex.org/W2760393804","https://openalex.org/W2971601850","https://openalex.org/W3016480177","https://openalex.org/W3113701189","https://openalex.org/W4200387839","https://openalex.org/W4311294925"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2015457513","https://openalex.org/W1993041309","https://openalex.org/W2015155483"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"an":[3,46,66],"optimized":[4],"exponential":[5,19,96],"function":[6],"VLSI":[7,95],"hardware":[8],"design":[9,24],"by":[10,20],"Taylor":[11,30],"series":[12,31],"expansion.":[13],"The":[14,55],"proposed":[15],"architecture":[16],"implements":[17,40],"the":[18,22,52,89,94],"approximating":[21],"logic":[23],"of":[25,69,72,79,93,119,122],"a":[26,41,58,75,86,104,114],"4<sup":[27],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[28],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sup>-order":[29],"and":[32,44],"explores":[33,45],"efficient":[34,47],"CMOS":[35],"arithmetic":[36],"operation":[37,92],"strategies.":[38],"It":[39],"shift-based":[42],"divider":[43],"4-2":[48],"adder":[49,53],"compressor":[50],"in":[51],"tree.":[54],"proposal":[56],"with":[57,74],"\u22127":[59],"to":[60,102,111],"11":[61],"input":[62,107],"values":[63],"range":[64,108],"shows":[65],"output":[67,117],"error":[68,118],"around":[70,120],"2%":[71],"MRED":[73],"reduced":[76],"energy":[77,90],"consumption":[78],"3.63":[80],"pJ/operation":[81],"for":[82,113],"32-bit":[83],"output.":[84],"For":[85],"64-bit":[87],"output,":[88],"per":[91],"unit":[97],"is":[98],"14.97pJ/op,":[99],"being":[100],"able":[101],"process":[103],"more":[105],"comprehensive":[106],"(i.e.,":[109],"\u221214":[110],"22)":[112],"negligible":[115],"mean":[116],"1.7%":[121],"MRED.":[123]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}