{"id":"https://openalex.org/W4390693197","doi":"https://doi.org/10.1109/icecs58634.2023.10382760","title":"Modeling of a Nonvolatile Organic Memory Device with Memcapacitve Properties","display_name":"Modeling of a Nonvolatile Organic Memory Device with Memcapacitve Properties","publication_year":2023,"publication_date":"2023-12-04","ids":{"openalex":"https://openalex.org/W4390693197","doi":"https://doi.org/10.1109/icecs58634.2023.10382760"},"language":"en","primary_location":{"id":"doi:10.1109/icecs58634.2023.10382760","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icecs58634.2023.10382760","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084592501","display_name":"Lautaro N. Petrauskas","orcid":"https://orcid.org/0000-0002-0516-8326"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Lautaro N. Petrauskas","raw_affiliation_strings":["Technische Universität Dresden,Chair of Circuit Design and Network Theory,Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität Dresden,Chair of Circuit Design and Network Theory,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111108686","display_name":"R. Anju Kumari","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R Anju Kumari","raw_affiliation_strings":["Technische Universität Dresden,Center for Advancing Electronics Dresden,Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität Dresden,Center for Advancing Electronics Dresden,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085620743","display_name":"Bahman Kheradmand\u2010Boroujeni","orcid":"https://orcid.org/0000-0002-4230-8228"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bahman K. Boroujeni","raw_affiliation_strings":["Technische Universität Dresden,Chair of Circuit Design and Network Theory,Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität Dresden,Chair of Circuit Design and Network Theory,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041413801","display_name":"Stefan C. B. Mannsfeld","orcid":"https://orcid.org/0000-0003-0268-519X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan C. B. Mannsfeld","raw_affiliation_strings":["Technische Universität Dresden,Center for Advancing Electronics Dresden,Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität Dresden,Center for Advancing Electronics Dresden,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Technische Universität Dresden,Chair of Circuit Design and Network Theory,Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität Dresden,Chair of Circuit Design and Network Theory,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5084592501"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17637168,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.7524340152740479},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5763724446296692},{"id":"https://openalex.org/keywords/process-engineering","display_name":"Process engineering","score":0.33048176765441895},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22546643018722534},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09915542602539062}],"concepts":[{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.7524340152740479},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5763724446296692},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.33048176765441895},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22546643018722534},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09915542602539062}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs58634.2023.10382760","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icecs58634.2023.10382760","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2058137661","https://openalex.org/W2071615839","https://openalex.org/W2072486247","https://openalex.org/W2075447009","https://openalex.org/W2168204169","https://openalex.org/W2782258878","https://openalex.org/W2886819279","https://openalex.org/W2986085816","https://openalex.org/W3133680053","https://openalex.org/W3207111975"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W4402327032","https://openalex.org/W2382290278"],"abstract_inverted_index":{"In":[0],"this":[1,51],"work,":[2],"an":[3,27],"organic":[4],"memory":[5],"device":[6,25],"with":[7],"memcapacitive":[8],"properties":[9],"called":[10],"pinMOS":[11],"is":[12,34,39,57],"studied.":[13],"From":[14],"the":[15,24,31,42,45,68,71,74,92],"C-V":[16],"curves":[17],"for":[18,30],"different":[19],"stimuli":[20],"and":[21,61,76,85,89],"based":[22],"on":[23,59],"structure,":[26],"electrical":[28],"model":[29,56],"charge":[32],"storage":[33],"presented.":[35],"The":[36,54],"capacitance":[37,75],"modulation":[38],"obtained":[40],"by":[41],"change":[43],"of":[44,67],"depletion":[46],"layer\u2019s":[47],"width":[48],"due":[49],"to":[50,91],"internal":[52],"potential.":[53],"proposed":[55],"implemented":[58],"Verilog-A":[60],"simulated,":[62],"while":[63],"two":[64],"main":[65],"features":[66],"device,":[69],"namely":[70],"hysteresis":[72],"in":[73],"its":[77],"pulsed":[78],"bias":[79],"response":[80],"(resembling":[81],"synaptic":[82],"long-term":[83],"potentiation":[84],"depression)":[86],"are":[87],"measured":[88],"compared":[90],"simulation":[93],"results.":[94]},"counts_by_year":[],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}