{"id":"https://openalex.org/W4390693456","doi":"https://doi.org/10.1109/icecs58634.2023.10382739","title":"An Open-Source eFPGA-based SoC Design for Computation Acceleration","display_name":"An Open-Source eFPGA-based SoC Design for Computation Acceleration","publication_year":2023,"publication_date":"2023-12-04","ids":{"openalex":"https://openalex.org/W4390693456","doi":"https://doi.org/10.1109/icecs58634.2023.10382739"},"language":"en","primary_location":{"id":"doi:10.1109/icecs58634.2023.10382739","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icecs58634.2023.10382739","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093697260","display_name":"Yunus Emre Ery\u0131lmaz","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Yunus Emre Ery\u0131lmaz","raw_affiliation_strings":["Integrated Circuit Design and Training Lab. (TUTEL), TÜBİTAK, BİLGEM,Kocaeli,Turkey"],"affiliations":[{"raw_affiliation_string":"Integrated Circuit Design and Training Lab. (TUTEL), TÜBİTAK, BİLGEM,Kocaeli,Turkey","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012920132","display_name":"Hasan Erdem Yant\u0131r","orcid":"https://orcid.org/0000-0002-0096-0365"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hasan Erdem Yant\u0131r","raw_affiliation_strings":["Integrated Circuit Design and Training Lab. (TUTEL), TÜBİTAK, BİLGEM,Kocaeli,Turkey"],"affiliations":[{"raw_affiliation_string":"Integrated Circuit Design and Training Lab. (TUTEL), TÜBİTAK, BİLGEM,Kocaeli,Turkey","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074182981","display_name":"M\u00fc\u015ftak E. Yal\u00e7\u0131n","orcid":"https://orcid.org/0000-0003-3377-2560"},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Mustak Erhan Yal\u00e7\u0131n","raw_affiliation_strings":["Istanbul Technical University,Department of Electronics and Communication Engineering,İstanbul,Turkey"],"affiliations":[{"raw_affiliation_string":"Istanbul Technical University,Department of Electronics and Communication Engineering,İstanbul,Turkey","institution_ids":["https://openalex.org/I48912391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5093697260"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21089793,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"abs/2006.14256","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8733230829238892},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.750267505645752},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.749372124671936},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7445382475852966},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4523244798183441},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.43304818868637085},{"id":"https://openalex.org/keywords/open-source","display_name":"Open source","score":0.4182499349117279},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.4135153293609619},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3634696900844574},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34135007858276367},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3123001754283905},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18883398175239563}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8733230829238892},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.750267505645752},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.749372124671936},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7445382475852966},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4523244798183441},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.43304818868637085},{"id":"https://openalex.org/C3018397939","wikidata":"https://www.wikidata.org/wiki/Q3644502","display_name":"Open source","level":3,"score":0.4182499349117279},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4135153293609619},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3634696900844574},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34135007858276367},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3123001754283905},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18883398175239563},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs58634.2023.10382739","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icecs58634.2023.10382739","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:polen.itu.edu.tr:11527/67563","is_oa":false,"landing_page_url":"https://hdl.handle.net/11527/67563","pdf_url":null,"source":{"id":"https://openalex.org/S4306400460","display_name":"Istanbul Technical University Academic Open Archive (Istanbul Technical University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48912391","host_organization_name":"Istanbul Technical University","host_organization_lineage":["https://openalex.org/I48912391"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2113645429","https://openalex.org/W2139637699","https://openalex.org/W2142267062","https://openalex.org/W2564921634","https://openalex.org/W2588464298","https://openalex.org/W2911994994","https://openalex.org/W2988212920","https://openalex.org/W3027559990","https://openalex.org/W3129912126","https://openalex.org/W3133502674","https://openalex.org/W6779908133"],"related_works":["https://openalex.org/W2159103767","https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W272033699","https://openalex.org/W1692883217"],"abstract_inverted_index":{"FPGAs":[0,21],"have":[1,89],"gained":[2],"attention":[3],"in":[4],"recent":[5],"years":[6],"with":[7,36,66,106],"their":[8],"concurrent":[9],"computing":[10],"and":[11,58,84,92,134,143],"reconfigurability":[12],"abilities.":[13],"Because":[14],"of":[15,49,110],"the":[16,67,124,132,141,147,149],"interest,":[17],"research":[18],"on":[19,140],"open-source":[20,26,33,43,52],"has":[22,81],"increased,":[23],"similar":[24],"to":[25,96,112,127,146],"processors.":[27],"However,":[28],"there":[29],"are":[30,104,138],"not":[31],"any":[32],"system-on-chips":[34],"(SoC)":[35],"embedded":[37,56,73,135],"FPGA.":[38],"This":[39],"work":[40],"proposes":[41],"an":[42,51,55,155],"eFPGA-augmented":[44],"SoC.":[45],"The":[46,61,72,87,101,118],"system":[47,142],"consists":[48],"PicoRV32,":[50],"RV32IMC":[53],"core,":[54],"FPGA,":[57],"communication":[59,63],"peripherals.":[60],"in-system":[62],"is":[64,75,121],"maintained":[65],"Wishbone":[68],"B4":[69],"bus":[70],"protocol.":[71],"FPGA":[74,79,136],"a":[76,107],"homogenous":[77],"island-style":[78],"that":[80],"1960":[82],"LUTs":[83],"448":[85],"I/Os.":[86],"CLBs":[88],"ten":[90],"6-LUTs":[91],"local":[93],"routing":[94],"muxes":[95],"implement":[97],"Boolean":[98],"functions":[99],"efficiently.":[100],"switch":[102],"boxes":[103],"Wilton-style":[105],"connectivity":[108,114],"parameter":[109],"three":[111],"increase":[113],"between":[115],"connection":[116],"boxes.":[117],"configuration":[119],"protocol":[120,126],"chosen":[122],"as":[123],"scan-chain":[125],"ease":[128],"physical":[129],"design.":[130],"Finally,":[131],"software":[133],"implementations":[137],"run":[139],"compared.":[144],"According":[145],"result,":[148],"proposed":[150],"SoC":[151],"design":[152],"methodology":[153],"provides":[154],"%81":[156],"average":[157],"acceleration":[158],"over":[159],"3":[160],"benchmarks.":[161]},"counts_by_year":[],"updated_date":"2026-03-06T13:50:29.536080","created_date":"2025-10-10T00:00:00"}