{"id":"https://openalex.org/W4390693229","doi":"https://doi.org/10.1109/icecs58634.2023.10382712","title":"Static Noise Margin in 16 nm FinFET 6T and 8T SRAM Cells for Compute-in-Memory","display_name":"Static Noise Margin in 16 nm FinFET 6T and 8T SRAM Cells for Compute-in-Memory","publication_year":2023,"publication_date":"2023-12-04","ids":{"openalex":"https://openalex.org/W4390693229","doi":"https://doi.org/10.1109/icecs58634.2023.10382712"},"language":"en","primary_location":{"id":"doi:10.1109/icecs58634.2023.10382712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs58634.2023.10382712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078135790","display_name":"Lorenzo Stevenazzi","orcid":null},"institutions":[{"id":"https://openalex.org/I66752286","display_name":"University of Milano-Bicocca","ror":"https://ror.org/01ynf4891","country_code":"IT","type":"education","lineage":["https://openalex.org/I66752286"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Lorenzo Stevenazzi","raw_affiliation_strings":["University of Milano-Bicocca,Piazza della Scienza 3,Department of Physics,Milano,Italy,20126"],"affiliations":[{"raw_affiliation_string":"University of Milano-Bicocca,Piazza della Scienza 3,Department of Physics,Milano,Italy,20126","institution_ids":["https://openalex.org/I66752286"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038780136","display_name":"A. Bas\u00e7hirotto","orcid":"https://orcid.org/0000-0002-8844-5754"},"institutions":[{"id":"https://openalex.org/I66752286","display_name":"University of Milano-Bicocca","ror":"https://ror.org/01ynf4891","country_code":"IT","type":"education","lineage":["https://openalex.org/I66752286"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Baschirotto","raw_affiliation_strings":["University of Milano-Bicocca,Piazza della Scienza 3,Department of Physics,Milano,Italy,20126"],"affiliations":[{"raw_affiliation_string":"University of Milano-Bicocca,Piazza della Scienza 3,Department of Physics,Milano,Italy,20126","institution_ids":["https://openalex.org/I66752286"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029585591","display_name":"Marcello De Matteis","orcid":"https://orcid.org/0000-0003-1061-1262"},"institutions":[{"id":"https://openalex.org/I66752286","display_name":"University of Milano-Bicocca","ror":"https://ror.org/01ynf4891","country_code":"IT","type":"education","lineage":["https://openalex.org/I66752286"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marcello De Matteis","raw_affiliation_strings":["University of Milano-Bicocca,Piazza della Scienza 3,Department of Physics,Milano,Italy,20126"],"affiliations":[{"raw_affiliation_string":"University of Milano-Bicocca,Piazza della Scienza 3,Department of Physics,Milano,Italy,20126","institution_ids":["https://openalex.org/I66752286"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078135790"],"corresponding_institution_ids":["https://openalex.org/I66752286"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17622151,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9666266441345215},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6564449667930603},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.6324648261070251},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5739538669586182},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5399048924446106},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5122250914573669},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5067153573036194},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.48798292875289917},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4572960138320923},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4389272928237915},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41875913739204407},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4166392683982849},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34052762389183044},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1964418888092041},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1651751697063446},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16355645656585693},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13965559005737305},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07077860832214355}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9666266441345215},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6564449667930603},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.6324648261070251},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5739538669586182},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5399048924446106},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5122250914573669},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5067153573036194},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.48798292875289917},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4572960138320923},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4389272928237915},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41875913739204407},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4166392683982849},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34052762389183044},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1964418888092041},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1651751697063446},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16355645656585693},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13965559005737305},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07077860832214355},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs58634.2023.10382712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs58634.2023.10382712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:boa.unimib.it:10281/468170","is_oa":false,"landing_page_url":"https://hdl.handle.net/10281/468170","pdf_url":null,"source":{"id":"https://openalex.org/S4306401259","display_name":"BOA (University of Milano-Bicocca)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66752286","host_organization_name":"University of Milano-Bicocca","host_organization_lineage":["https://openalex.org/I66752286"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322183","display_name":"Huawei Technologies","ror":"https://ror.org/00cmhce21"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2002612140","https://openalex.org/W3001041630","https://openalex.org/W3015432327","https://openalex.org/W3163515291","https://openalex.org/W4214569831","https://openalex.org/W4225739994","https://openalex.org/W4292874289"],"related_works":["https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2793465010","https://openalex.org/W2967161359","https://openalex.org/W2208608937","https://openalex.org/W2915176329","https://openalex.org/W1504951709"],"abstract_inverted_index":{"The":[0,159],"adoption":[1],"of":[2,11,19,88,152,174],"convolutional":[3],"neural":[4],"network":[5],"algorithms":[6],"requires":[7],"an":[8,53],"increasing":[9],"number":[10],"multiply-and-accumulate":[12,64],"operations.":[13],"Compute-in-memory":[14],"leverages":[15],"the":[16,40,43,50,63,83,86,95,101,125,133,139],"spatial":[17],"arrangement":[18],"static":[20,89,129,148,170],"random":[21],"access":[22,36],"memory":[23,41],"(SRAM)":[24],"cells":[25,79,112],"to":[26,42,107,123],"increase":[27],"parallelism":[28],"and":[29,37,68,97,100,121,127,135,146,155,168,180],"reduce":[30],"power":[31],"consumption,":[32],"overcoming":[33,177],"repeated":[34],"data":[35],"movement":[38],"from":[39],"computing":[44],"unit":[45],"in":[46,94,115,132],"von":[47],"Neumann":[48],"architectures.In":[49],"proposed":[51],"work,":[52],"SRAM":[54,78,104,111,141,162],"cell":[55,105,142,163],"with":[56],"six":[57],"transistors":[58],"is":[59,66,72,92],"described,":[60],"explaining":[61],"how":[62,69],"operation":[65],"performed":[67],"its":[70],"architecture":[71],"suitable":[73],"for":[74,185],"compute-in-memory.":[75],"As":[76],"multiple":[77],"are":[80,113],"accessed":[81],"at":[82],"same":[84],"time,":[85],"importance":[87],"noise":[90,130,149,171],"margin":[91,150,172],"discussed":[93],"read":[96,128,147,169,178],"hold":[98,126,145,167],"operations":[99],"8T":[102,160],"Single-Ended":[103,161],"presented":[106],"overcome":[108],"read-disturbance":[109],"issues.The":[110],"designed":[114],"16":[116],"nm":[117],"FinFET":[118],"CMOS":[119],"process":[120],"simulated":[122],"calculate":[124],"margins":[131],"nominal":[134,144,166],"PVT":[136],"corners.":[137],"Specifically,":[138],"6T":[140],"exhibits":[143],"values":[151,173],"355.8":[153],"mV":[154,157],"188.0":[156],"respectively.":[158],"has":[164],"equivalent":[165],"354.6":[175],"mV,":[176],"disturbance":[179],"being":[181],"a":[182],"feasible":[183],"candidate":[184],"reliable":[186],"compute-in-memory":[187],"arrays.":[188]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}