{"id":"https://openalex.org/W4206791387","doi":"https://doi.org/10.1109/icecs53924.2021.9665635","title":"Comparative study of usefulness of FeFET, FTJ and ReRAM technology for ternary arithmetic","display_name":"Comparative study of usefulness of FeFET, FTJ and ReRAM technology for ternary arithmetic","publication_year":2021,"publication_date":"2021-11-28","ids":{"openalex":"https://openalex.org/W4206791387","doi":"https://doi.org/10.1109/icecs53924.2021.9665635"},"language":"en","primary_location":{"id":"doi:10.1109/icecs53924.2021.9665635","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs53924.2021.9665635","pdf_url":null,"source":{"id":"https://openalex.org/S4363608220","display_name":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030918623","display_name":"Dietmar Fey","orcid":"https://orcid.org/0000-0002-6077-4732"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Dietmar Fey","raw_affiliation_strings":["Chair of Computer Architecture, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Computer Architecture, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023839129","display_name":"John Reuben","orcid":"https://orcid.org/0000-0002-7891-4975"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"John Reuben","raw_affiliation_strings":["Chair of Computer Architecture, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Computer Architecture, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072907754","display_name":"Stefan Slesazeck","orcid":"https://orcid.org/0000-0002-0414-0321"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Slesazeck","raw_affiliation_strings":["NamLab, gGmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"NamLab, gGmbH, Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030918623"],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":1.2982,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.78507227,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"89","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8012471199035645},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.72096186876297},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6693339943885803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6438400745391846},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6119509935379028},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.517839252948761},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4895647466182709},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.452533096075058},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42251256108283997},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4166111946105957},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40915900468826294},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33245009183883667},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2996678948402405},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23192790150642395},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1781788170337677},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12015610933303833},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09037089347839355}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8012471199035645},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.72096186876297},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6693339943885803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6438400745391846},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6119509935379028},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.517839252948761},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4895647466182709},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.452533096075058},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42251256108283997},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4166111946105957},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40915900468826294},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33245009183883667},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2996678948402405},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23192790150642395},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1781788170337677},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12015610933303833},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09037089347839355},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs53924.2021.9665635","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs53924.2021.9665635","pdf_url":null,"source":{"id":"https://openalex.org/S4363608220","display_name":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6304597100","display_name":null,"funder_award_id":"441909639","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1502540862","https://openalex.org/W2018999650","https://openalex.org/W2027670468","https://openalex.org/W2126062693","https://openalex.org/W2131256658","https://openalex.org/W2533444193","https://openalex.org/W2533469876","https://openalex.org/W2556075366","https://openalex.org/W2587530065","https://openalex.org/W2945287634","https://openalex.org/W2949588176","https://openalex.org/W2964686526","https://openalex.org/W3004300334","https://openalex.org/W3092266283","https://openalex.org/W3100639723","https://openalex.org/W3102300455","https://openalex.org/W3133105707","https://openalex.org/W3149617492","https://openalex.org/W3195240565"],"related_works":["https://openalex.org/W2076211355","https://openalex.org/W2533127403","https://openalex.org/W2007070351","https://openalex.org/W2033811947","https://openalex.org/W2183989414","https://openalex.org/W2106343578","https://openalex.org/W1551399929","https://openalex.org/W2410132916","https://openalex.org/W989761102","https://openalex.org/W2162174949"],"abstract_inverted_index":{"From":[0],"a":[1,28,51,66],"computer":[2],"architecture":[3],"and":[4,17,73,82,103],"arithmetic":[5,115],"perspective,":[6],"one":[7],"of":[8,13,50,56,65],"the":[9,36,114],"most":[10],"attractive":[11],"features":[12],"non-volatile":[14,76],"memory":[15,31],"technologies":[16],"memristive":[18,72],"devices":[19],"is":[20],"their":[21,93],"ability":[22],"to":[23,40,45,92,95],"store":[24,41],"multiple":[25],"bits":[26],"in":[27,54,69],"single":[29],"physical":[30],"cell.":[32],"Moreover,":[33],"this":[34],"offers":[35],"possibility":[37],"not":[38],"only":[39],"data,":[42],"but":[43],"also":[44,74],"become":[46],"an":[47,57],"inherent":[48],"part":[49],"computational":[52],"process":[53],"terms":[55],"in-memory":[58],"computing":[59],"concept.":[60],"The":[61],"paper":[62],"presents":[63],"results":[64],"concept":[67],"study":[68],"which":[70],"different":[71],"non-memristive":[75],"devices,":[77],"namely":[78],"Resistive":[79],"RAMs":[80],"(ReRAMs)":[81],"Ferroelectric":[83],"Field-effect":[84],"transistors":[85],"(FeFETs),":[86],"are":[87],"comparatively":[88],"evaluated":[89],"with":[90],"respect":[91],"suitability":[94],"realise":[96],"ternary":[97],"logic":[98],"operations":[99],"for":[100,117],"building":[101],"fast":[102],"low-power":[104,120],"adders":[105],"using":[106],"mixed-signal":[107],"circuits.":[108],"Such":[109],"adder":[110],"structures":[111],"can":[112],"provide":[113],"basis":[116],"future":[118],"embedded":[119],"AI.":[121]},"counts_by_year":[{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}