{"id":"https://openalex.org/W3115432371","doi":"https://doi.org/10.1109/icecs49266.2020.9294981","title":"A Tile-based Fused-layer CNN Accelerator for FPGAs","display_name":"A Tile-based Fused-layer CNN Accelerator for FPGAs","publication_year":2020,"publication_date":"2020-11-23","ids":{"openalex":"https://openalex.org/W3115432371","doi":"https://doi.org/10.1109/icecs49266.2020.9294981","mag":"3115432371"},"language":"en","primary_location":{"id":"doi:10.1109/icecs49266.2020.9294981","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs49266.2020.9294981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008347914","display_name":"Fabrizio Indirli","orcid":"https://orcid.org/0000-0003-2973-4131"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabrizio Indirli","raw_affiliation_strings":["Politecnico di Milano"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102843319","display_name":"Ahmet Erdem","orcid":"https://orcid.org/0000-0001-5140-6463"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ahmet Erdem","raw_affiliation_strings":["Politecnico di Milano"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristina Silvano","raw_affiliation_strings":["Politecnico di Milano"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8308615684509277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8142807483673096},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8026847839355469},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7238378524780273},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.6556782126426697},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5983924269676208},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5531858801841736},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4594697654247284},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.44675564765930176},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42949339747428894},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.42455342411994934},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.4227650463581085},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.236648827791214},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23511731624603271},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07867193222045898}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8308615684509277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8142807483673096},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8026847839355469},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7238378524780273},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.6556782126426697},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5983924269676208},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5531858801841736},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4594697654247284},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.44675564765930176},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42949339747428894},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.42455342411994934},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.4227650463581085},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.236648827791214},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23511731624603271},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07867193222045898},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs49266.2020.9294981","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs49266.2020.9294981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1158672","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/1158672","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W2094756095","https://openalex.org/W2604319603","https://openalex.org/W2786106922","https://openalex.org/W2896180420","https://openalex.org/W2950656546","https://openalex.org/W2962970995","https://openalex.org/W3002531560","https://openalex.org/W4249932213"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2532502681","https://openalex.org/W2518118925","https://openalex.org/W3159273459"],"abstract_inverted_index":{"The":[0],"acceleration":[1],"of":[2,23,32,45,160],"Convolutional":[3],"Neural":[4],"Networks":[5],"(CNNs)":[6],"on":[7,72,104,168],"FPGAs":[8],"is":[9],"becoming":[10],"increasingly":[11],"popular":[12],"for":[13],"computer":[14],"vision":[15],"tasks.":[16],"However,":[17],"the":[18,30,42,55,60,63,73,90,142,154,157,169],"limited":[19],"memory":[20,130],"and":[21,89,106,122,140,156],"bandwidth":[22],"these":[24,50],"devices":[25],"pose":[26],"some":[27],"challenges":[28],"to":[29,40,62,94,119,124,132,138],"design":[31,116,143],"conventional":[33],"CNN":[34],"accelerators,":[35],"which":[36,58],"use":[37],"external":[38,64,129],"DRAM":[39,65],"store":[41],"intermediate":[43],"results":[44],"each":[46],"layer.":[47],"To":[48],"mitigate":[49],"criticalities,":[51],"researchers":[52],"have":[53],"proposed":[54],"fused-layer":[56,83],"methodology,":[57],"diminishes":[59],"accesses":[61],"by":[66],"accelerating":[67],"simultaneously":[68],"multiple":[69],"subsequent":[70],"layers":[71],"same":[74],"chip.":[75],"In":[76],"this":[77],"work,":[78],"we":[79,146],"propose":[80],"a":[81,110,133,148],"configurable":[82],"accelerator":[84,162],"that":[85,152],"exploits":[86],"output":[87],"tiling":[88],"half-precision":[91],"float":[92],"datatype":[93],"reduce":[95],"resource":[96,158],"utilization.":[97],"We":[98],"assessed":[99],"its":[100],"effectiveness":[101],"with":[102,163],"experiments":[103],"VGG-16":[105],"Yolo-Lite":[107],"CNNs,":[108],"targeting":[109],"Xilinx":[111],"Zynq":[112],"ZU6EG":[113],"FPGA.":[114],"Our":[115],"achieved":[117],"up":[118,123],"42%":[120],"speedup":[121],"95%":[125],"fewer":[126],"transfers":[127],"from":[128],"compared":[131],"single-layer":[134],"baseline":[135],"solution.":[136],"Moreover,":[137],"ease":[139],"quicken":[141],"space":[144],"exploration,":[145],"developed":[147],"Machine":[149],"Learning":[150],"model":[151],"predicts":[153],"performance":[155],"utilization":[159],"our":[161],"an":[164],"accuracy":[165],">":[166],"90%":[167],"reported":[170],"dataset.":[171]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}