{"id":"https://openalex.org/W3116684328","doi":"https://doi.org/10.1109/icecs49266.2020.9294882","title":"Multi-tasking and Memcomputing with Memristor Cellular Nonlinear Networks","display_name":"Multi-tasking and Memcomputing with Memristor Cellular Nonlinear Networks","publication_year":2020,"publication_date":"2020-11-23","ids":{"openalex":"https://openalex.org/W3116684328","doi":"https://doi.org/10.1109/icecs49266.2020.9294882","mag":"3116684328"},"language":"en","primary_location":{"id":"doi:10.1109/icecs49266.2020.9294882","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs49266.2020.9294882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004169838","display_name":"Ioannis Messaris","orcid":"https://orcid.org/0000-0002-4286-6553"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"I. Messaris","raw_affiliation_strings":["Institute of Circuits and Systems, Technische Universit\u00e4t, Dresden"],"affiliations":[{"raw_affiliation_string":"Institute of Circuits and Systems, Technische Universit\u00e4t, Dresden","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023152110","display_name":"Alon Ascoli","orcid":"https://orcid.org/0000-0003-4026-9648"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Ascoli","raw_affiliation_strings":["Institute of Circuits and Systems, Technische Universit\u00e4t, Dresden"],"affiliations":[{"raw_affiliation_string":"Institute of Circuits and Systems, Technische Universit\u00e4t, Dresden","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066450151","display_name":"Ahmet \u015eamil Demirkol","orcid":"https://orcid.org/0000-0002-1236-1300"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. S. Demirkol","raw_affiliation_strings":["Institute of Circuits and Systems, Technische Universit\u00e4t, Dresden"],"affiliations":[{"raw_affiliation_string":"Institute of Circuits and Systems, Technische Universit\u00e4t, Dresden","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012451668","display_name":"Ronald Tetzlaff","orcid":"https://orcid.org/0000-0001-7436-0103"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Tetzlaff","raw_affiliation_strings":["Institute of Circuits and Systems, Technische Universit\u00e4t, Dresden"],"affiliations":[{"raw_affiliation_string":"Institute of Circuits and Systems, Technische Universit\u00e4t, Dresden","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090657067","display_name":"Leon O. Chua","orcid":"https://orcid.org/0000-0002-1652-5464"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Chua","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California, Berkeley"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5004169838"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.5137,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.65909432,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9514952898025513},{"id":"https://openalex.org/keywords/cellular-neural-network","display_name":"Cellular neural network","score":0.7215964794158936},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6928847432136536},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5938045978546143},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5758572816848755},{"id":"https://openalex.org/keywords/upgrade","display_name":"Upgrade","score":0.48849189281463623},{"id":"https://openalex.org/keywords/edge-detection","display_name":"Edge detection","score":0.45872068405151367},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.43691834807395935},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.43181464076042175},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.42871472239494324},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.40603211522102356},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3707089424133301},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3212418556213379},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.2685246467590332},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.18025800585746765},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.13241088390350342},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1305939257144928},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11265993118286133},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.097392737865448},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.0843166708946228},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0672701895236969}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9514952898025513},{"id":"https://openalex.org/C812465","wikidata":"https://www.wikidata.org/wiki/Q5058375","display_name":"Cellular neural network","level":3,"score":0.7215964794158936},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6928847432136536},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5938045978546143},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5758572816848755},{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.48849189281463623},{"id":"https://openalex.org/C193536780","wikidata":"https://www.wikidata.org/wiki/Q1513153","display_name":"Edge detection","level":4,"score":0.45872068405151367},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.43691834807395935},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.43181464076042175},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.42871472239494324},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.40603211522102356},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3707089424133301},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3212418556213379},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.2685246467590332},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.18025800585746765},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.13241088390350342},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1305939257144928},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11265993118286133},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.097392737865448},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0843166708946228},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0672701895236969},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs49266.2020.9294882","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs49266.2020.9294882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1570173134","https://openalex.org/W2069717653","https://openalex.org/W2160121923","https://openalex.org/W2292208776","https://openalex.org/W2603064927","https://openalex.org/W2883302628","https://openalex.org/W2977266164","https://openalex.org/W2997287227","https://openalex.org/W3014291826","https://openalex.org/W6736339276","https://openalex.org/W6768622220"],"related_works":["https://openalex.org/W3170109256","https://openalex.org/W2185262500","https://openalex.org/W4251693286","https://openalex.org/W1543954628","https://openalex.org/W4385367273","https://openalex.org/W2797315502","https://openalex.org/W2163054919","https://openalex.org/W4283019775","https://openalex.org/W4252977987","https://openalex.org/W2582906043"],"abstract_inverted_index":{"Memristor":[0],"Cellular":[1],"Nonlinear":[2],"Networks":[3],"(M-CNNs)":[4],"have":[5],"been":[6],"recently":[7],"introduced":[8],"as":[9],"a":[10,87],"functional":[11],"upgrade":[12],"of":[13,20,38,71,86,98],"standard":[14],"CNNs,":[15],"empowered":[16],"by":[17],"the":[18,29,35,56,68,72,75,78,84,96,99],"potential":[19],"memristors":[21,73,97],"to":[22],"perform":[23],"storage":[24],"and":[25],"computing":[26],"functionalities":[27],"in":[28,95],"same":[30],"area.":[31],"This":[32],"paper":[33],"exploits":[34],"diverse":[36],"features":[37],"M-CNNs,":[39],"which":[40,60,82],"are":[41],"equipped":[42],"with":[43],"threshold-based":[44],"binary":[45,88],"resistance":[46],"switching":[47],"devices,":[48],"introducing":[49],"two":[50],"state-of-the-art":[51],"image":[52],"processing":[53],"M-CNNs:":[54],"a)":[55],"multi-tasking":[57],"CORNER-EDGE":[58],"M-CNN,":[59,81],"performs":[61],"corner":[62],"or":[63],"edge":[64],"detection":[65],"depending":[66],"on":[67],"initial":[69],"states":[70],"within":[74],"network;":[76],"b)":[77],"memcomputing":[79],"STORE-EDGE":[80],"outputs":[83],"edges":[85],"input":[89],"image,":[90],"that":[91],"is":[92],"simultaneously":[93],"stored":[94],"cellular":[100],"array.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}