{"id":"https://openalex.org/W3002243773","doi":"https://doi.org/10.1109/icecs46596.2019.8965193","title":"Inversion-Coefficient-Aware Yield Optimization of Analog Circuits","display_name":"Inversion-Coefficient-Aware Yield Optimization of Analog Circuits","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3002243773","doi":"https://doi.org/10.1109/icecs46596.2019.8965193","mag":"3002243773"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8965193","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8965193","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049535066","display_name":"Florin Burcea","orcid":"https://orcid.org/0000-0002-5601-1193"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Florin Burcea","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich"],"affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033163680","display_name":"Helmut Graeb","orcid":"https://orcid.org/0000-0002-7626-1958"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Helmut Graeb","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich"],"affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049535066"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15777556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"193","last_page":"196"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inversion","display_name":"Inversion (geology)","score":0.819280207157135},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6988563537597656},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5560584664344788},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.492840051651001},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.48428577184677124},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4478439688682556},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41164594888687134},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.28079336881637573},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2797500789165497},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25963401794433594},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07810884714126587},{"id":"https://openalex.org/keywords/geology","display_name":"Geology","score":0.07119283080101013}],"concepts":[{"id":"https://openalex.org/C1893757","wikidata":"https://www.wikidata.org/wiki/Q3653001","display_name":"Inversion (geology)","level":3,"score":0.819280207157135},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6988563537597656},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5560584664344788},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.492840051651001},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.48428577184677124},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4478439688682556},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41164594888687134},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.28079336881637573},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2797500789165497},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25963401794433594},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07810884714126587},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.07119283080101013},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C109007969","wikidata":"https://www.wikidata.org/wiki/Q749565","display_name":"Structural basin","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs46596.2019.8965193","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8965193","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W653191948","https://openalex.org/W2045879795","https://openalex.org/W2114490265","https://openalex.org/W2121456807","https://openalex.org/W2141001531","https://openalex.org/W2143033765","https://openalex.org/W2296056071","https://openalex.org/W2498970880","https://openalex.org/W2735408554"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W2373310108"],"abstract_inverted_index":{"An":[0,21],"automated":[1],"circuit":[2],"sizing":[3],"approach":[4,56],"is":[5,33,41,57,67],"presented,":[6],"that":[7],"uses":[8],"the":[9,17,25,30,44,90],"inversion":[10,19,26,36,72,86],"coefficient":[11,27,37],"to":[12],"constrain":[13],"each":[14,39],"transistor":[15,40,47,66],"in":[16,69],"desired":[18],"region.":[20],"analytical":[22],"expression":[23],"for":[24,78],"based":[28,74],"on":[29,59,75],"BSIM4":[31],"model":[32,52],"presented.":[34],"The":[35,54,83],"of":[38,85],"calculated":[42],"from":[43],"simulation":[45],"results,":[46],"design":[48],"parameters":[49],"and":[50,81],"technology":[51],"parameters.":[53],"optimization":[55],"illustrated":[58],"a":[60,70],"folded-cascode":[61],"operational":[62],"amplifier.":[63],"Each":[64],"individual":[65],"constrained":[68],"specific":[71],"region,":[73],"its":[76],"requirements":[77],"gain,":[79],"speed":[80],"matching.":[82],"consideration":[84],"constraints":[87],"speeds":[88],"up":[89],"yield":[91],"optimization.":[92]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}