{"id":"https://openalex.org/W3001234505","doi":"https://doi.org/10.1109/icecs46596.2019.8965155","title":"Adoption of 2T2C ferroelectric memory cells for logic operation","display_name":"Adoption of 2T2C ferroelectric memory cells for logic operation","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3001234505","doi":"https://doi.org/10.1109/icecs46596.2019.8965155","mag":"3001234505"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8965155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8965155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://tud.qucosa.de/id/qucosa%3A77006","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053346840","display_name":"Taras Ravsher","orcid":"https://orcid.org/0000-0001-7862-5973"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Taras Ravsher","raw_affiliation_strings":["NaMLab gGmbH,Dresden,Germany","NaMLab gGmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"NaMLab gGmbH,Dresden,Germany","institution_ids":["https://openalex.org/I4210122489"]},{"raw_affiliation_string":"NaMLab gGmbH, Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013521911","display_name":"Halid Mulaosmanovic","orcid":"https://orcid.org/0000-0001-9524-5112"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Halid Mulaosmanovic","raw_affiliation_strings":["NaMLab gGmbH,Dresden,Germany","NaMLab gGmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"NaMLab gGmbH,Dresden,Germany","institution_ids":["https://openalex.org/I4210122489"]},{"raw_affiliation_string":"NaMLab gGmbH, Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073057925","display_name":"Evelyn T. Breyer","orcid":"https://orcid.org/0000-0001-7355-4395"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Evelyn T. Breyer","raw_affiliation_strings":["NaMLab gGmbH,Dresden,Germany","NaMLab gGmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"NaMLab gGmbH,Dresden,Germany","institution_ids":["https://openalex.org/I4210122489"]},{"raw_affiliation_string":"NaMLab gGmbH, Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059618963","display_name":"Viktor Havel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Viktor Havel","raw_affiliation_strings":["NaMLab gGmbH,Dresden,Germany","NaMLab gGmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"NaMLab gGmbH,Dresden,Germany","institution_ids":["https://openalex.org/I4210122489"]},{"raw_affiliation_string":"NaMLab gGmbH, Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003850300","display_name":"Thomas Mikolajick","orcid":"https://orcid.org/0000-0003-3814-0378"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Mikolajick","raw_affiliation_strings":["Chair for Nanoelectronic Materials Technische Universit&#x00E4;t Dresden,Dresden,Germany","Chair for Nanoelectronic Materials Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Nanoelectronic Materials Technische Universit&#x00E4;t Dresden,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair for Nanoelectronic Materials Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072907754","display_name":"Stefan Slesazeck","orcid":"https://orcid.org/0000-0002-0414-0321"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Slesazeck","raw_affiliation_strings":["NaMLab gGmbH,Dresden,Germany","NaMLab gGmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"NaMLab gGmbH,Dresden,Germany","institution_ids":["https://openalex.org/I4210122489"]},{"raw_affiliation_string":"NaMLab gGmbH, Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5053346840"],"corresponding_institution_ids":["https://openalex.org/I4210122489"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.15653464,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"791","last_page":"794"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ferroelectric-ram","display_name":"Ferroelectric RAM","score":0.7613614797592163},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6923537850379944},{"id":"https://openalex.org/keywords/ferroelectric-capacitor","display_name":"Ferroelectric capacitor","score":0.5919966697692871},{"id":"https://openalex.org/keywords/ferroelectricity","display_name":"Ferroelectricity","score":0.5561053156852722},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5364447832107544},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5312932133674622},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4664914608001709},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4628424346446991},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.4529338479042053},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.43533483147621155},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.43476009368896484},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4340222477912903},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4238851070404053},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4171592593193054},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4099576473236084},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3927830159664154},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.35992157459259033},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3230428099632263},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3021710515022278},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.26779770851135254},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2226836383342743},{"id":"https://openalex.org/keywords/dielectric","display_name":"Dielectric","score":0.06889212131500244}],"concepts":[{"id":"https://openalex.org/C161164327","wikidata":"https://www.wikidata.org/wiki/Q703656","display_name":"Ferroelectric RAM","level":4,"score":0.7613614797592163},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6923537850379944},{"id":"https://openalex.org/C189366214","wikidata":"https://www.wikidata.org/wiki/Q4103842","display_name":"Ferroelectric capacitor","level":4,"score":0.5919966697692871},{"id":"https://openalex.org/C79090758","wikidata":"https://www.wikidata.org/wiki/Q1045739","display_name":"Ferroelectricity","level":3,"score":0.5561053156852722},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5364447832107544},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5312932133674622},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4664914608001709},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4628424346446991},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.4529338479042053},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.43533483147621155},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.43476009368896484},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4340222477912903},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4238851070404053},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4171592593193054},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4099576473236084},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3927830159664154},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35992157459259033},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3230428099632263},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3021710515022278},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.26779770851135254},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2226836383342743},{"id":"https://openalex.org/C133386390","wikidata":"https://www.wikidata.org/wiki/Q184996","display_name":"Dielectric","level":2,"score":0.06889212131500244}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs46596.2019.8965155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8965155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:qucosa:de:qucosa:77006","is_oa":true,"landing_page_url":"https://tud.qucosa.de/id/qucosa%3A77006","pdf_url":null,"source":{"id":"https://openalex.org/S4377196312","display_name":"Qucosa (Saxon State and University Library Dresden)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I3132420320","host_organization_name":"SLUB Dresden","host_organization_lineage":["https://openalex.org/I3132420320"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"doc-type:Text"}],"best_oa_location":{"id":"pmh:oai:qucosa:de:qucosa:77006","is_oa":true,"landing_page_url":"https://tud.qucosa.de/id/qucosa%3A77006","pdf_url":null,"source":{"id":"https://openalex.org/S4377196312","display_name":"Qucosa (Saxon State and University Library Dresden)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I3132420320","host_organization_name":"SLUB Dresden","host_organization_lineage":["https://openalex.org/I3132420320"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"doc-type:Text"},"sustainable_development_goals":[{"score":0.800000011920929,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1983604260","https://openalex.org/W2022691368","https://openalex.org/W2039729460","https://openalex.org/W2066280488","https://openalex.org/W2295332391","https://openalex.org/W2583357209","https://openalex.org/W2799043997","https://openalex.org/W2802068255","https://openalex.org/W2903916166","https://openalex.org/W2953255424","https://openalex.org/W6697526327"],"related_works":["https://openalex.org/W2122610418","https://openalex.org/W2010294673","https://openalex.org/W4241447640","https://openalex.org/W2520141091","https://openalex.org/W3005566134","https://openalex.org/W2108310091","https://openalex.org/W4386486816","https://openalex.org/W1567702121","https://openalex.org/W2166508075","https://openalex.org/W3001234505"],"abstract_inverted_index":{"A":[0],"2T2C":[1],"ferroelectric":[2,15,28,92],"memory":[3,36,54],"cell":[4],"consisting":[5],"of":[6,52,90,97],"a":[7,10,44],"select":[8],"transistor,":[9],"read":[11],"transistor":[12],"and":[13],"two":[14,35,49],"capacitors":[16],"that":[17,69],"can":[18,38,56,77],"be":[19,39,57,78],"operated":[20],"either":[21],"in":[22,26],"FeRAM":[23],"mode":[24,31],"or":[25],"memristive":[27],"tunnel":[29],"junction":[30],"is":[32,102],"proposed.":[33],"The":[34],"devices":[37],"programmed":[40],"individually.":[41],"By":[42],"performing":[43],"combined":[45,58],"readout":[46,74],"operation,":[47],"the":[48,53,86,91,98],"stored":[50,87],"bits":[51],"cells":[55],"to":[59,80],"perform":[60,81],"in-memory":[61],"logic":[62,67,82,88],"operation.":[63],"Moreover,":[64],"additional":[65],"input":[66],"signals":[68],"are":[70],"applied":[71],"as":[72],"external":[73],"voltage":[75],"pulses":[76],"used":[79],"operation":[83],"together":[84],"with":[85],"states":[89],"capacitors.":[93],"Electrical":[94],"characterization":[95],"results":[96],"logic-in-memory":[99],"(LiM)":[100],"functionality":[101],"presented.":[103]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}
