{"id":"https://openalex.org/W3003070866","doi":"https://doi.org/10.1109/icecs46596.2019.8965097","title":"FPGA Implementation of Binarized Perceptron Learning Hardware Using CMOS Invertible Logic","display_name":"FPGA Implementation of Binarized Perceptron Learning Hardware Using CMOS Invertible Logic","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3003070866","doi":"https://doi.org/10.1109/icecs46596.2019.8965097","mag":"3003070866"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8965097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8965097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063273384","display_name":"Duckgyu Shin","orcid":"https://orcid.org/0000-0003-0988-0174"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Duckgyu Shin","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University,Japan","Research Institute of Electrical Communication, Tohoku University, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University,Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049740452","display_name":"Naoya Onizawa","orcid":"https://orcid.org/0000-0002-4855-7081"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoya Onizawa","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University,Japan","Research Institute of Electrical Communication, Tohoku University, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University,Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Hanyu","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University,Japan","Research Institute of Electrical Communication, Tohoku University, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University,Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063273384"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1858213,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"115","last_page":"116"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7487645745277405},{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.74199378490448},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7175309658050537},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6043031215667725},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5170972347259521},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.47853216528892517},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47741425037384033},{"id":"https://openalex.org/keywords/invertible-matrix","display_name":"Invertible matrix","score":0.4711279571056366},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.467195987701416},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4456501603126526},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.44300687313079834},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.4424915909767151},{"id":"https://openalex.org/keywords/multilayer-perceptron","display_name":"Multilayer perceptron","score":0.41121363639831543},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3494141697883606},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3411875367164612},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.32796502113342285},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30894654989242554},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24397599697113037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15482348203659058},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11868610978126526}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7487645745277405},{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.74199378490448},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7175309658050537},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6043031215667725},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5170972347259521},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.47853216528892517},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47741425037384033},{"id":"https://openalex.org/C96442724","wikidata":"https://www.wikidata.org/wiki/Q242188","display_name":"Invertible matrix","level":2,"score":0.4711279571056366},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.467195987701416},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4456501603126526},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.44300687313079834},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.4424915909767151},{"id":"https://openalex.org/C179717631","wikidata":"https://www.wikidata.org/wiki/Q2991667","display_name":"Multilayer perceptron","level":3,"score":0.41121363639831543},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3494141697883606},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3411875367164612},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.32796502113342285},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30894654989242554},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24397599697113037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15482348203659058},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11868610978126526},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs46596.2019.8965097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8965097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1980314119","https://openalex.org/W2129727551","https://openalex.org/W2260663238","https://openalex.org/W2909009822","https://openalex.org/W3100863707","https://openalex.org/W6692521979"],"related_works":["https://openalex.org/W1580934452","https://openalex.org/W2349607122","https://openalex.org/W2353658642","https://openalex.org/W174432695","https://openalex.org/W2115658098","https://openalex.org/W1555025092","https://openalex.org/W2332122163","https://openalex.org/W2147419146","https://openalex.org/W2363829830","https://openalex.org/W2135636985"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"FPGA":[3,76],"implementation":[4,77],"of":[5,104],"learning":[6,14,45,61,94],"hardware":[7,15,62],"for":[8,70],"a":[9,55,66,71,92],"neural":[10],"network.":[11],"The":[12,35],"proposed":[13,60],"is":[16,51],"designed":[17],"using":[18,64,91],"CMOS":[19,32,40],"invertible":[20,41],"logic":[21,33,42],"that":[22,90],"realizes":[23],"probabilistic":[24],"bidirectional":[25],"(forward":[26],"and":[27],"backward)":[28],"operations":[29],"with":[30],"basic":[31],"gates.":[34],"backward":[36],"operation":[37],"based":[38],"on":[39,78,96],"makes":[43],"hardware-based":[44],"possible":[46],"because":[47],"the":[48,59,100],"loss":[49],"function":[50],"not":[52],"required.":[53],"For":[54],"simple":[56],"case":[57],"study,":[58],"trains":[63],"simplified":[65],"MNIST":[67],"data":[68],"set":[69],"25-input":[72],"binarized":[73],"perceptron.":[74],"Our":[75],"Digilent":[79],"Genesys":[80],"2":[81],"achieves":[82],"around":[83],"100":[84],"\u00d7":[85],"faster":[86],"operating":[87],"speed":[88],"than":[89],"traditional":[93],"algorithm":[95],"software":[97],"while":[98],"maintaining":[99],"same":[101],"recognition":[102],"accuracy":[103],"99%.":[105]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}