{"id":"https://openalex.org/W3002146097","doi":"https://doi.org/10.1109/icecs46596.2019.8965041","title":"A Compact Inductorless 32 GHz Divide-by-2 CML Frequency Divider on 22 nm FD-SOI Technology","display_name":"A Compact Inductorless 32 GHz Divide-by-2 CML Frequency Divider on 22 nm FD-SOI Technology","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3002146097","doi":"https://doi.org/10.1109/icecs46596.2019.8965041","mag":"3002146097"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8965041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8965041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016834679","display_name":"Zolt\u00e1n Tibenszky","orcid":"https://orcid.org/0000-0002-8087-8467"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Zoltan Tibenszky","raw_affiliation_strings":["Technische Universit&#x00E4;t Dresden,Chair of Circuit Design and Network Theory,Dresden,01069","Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden"],"affiliations":[{"raw_affiliation_string":"Technische Universit&#x00E4;t Dresden,Chair of Circuit Design and Network Theory,Dresden,01069","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070599413","display_name":"R. A. Achilles","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Richard Achilles","raw_affiliation_strings":["Technische Universit&#x00E4;t Dresden,Chair of Circuit Design and Network Theory,Dresden,01069","Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden"],"affiliations":[{"raw_affiliation_string":"Technische Universit&#x00E4;t Dresden,Chair of Circuit Design and Network Theory,Dresden,01069","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064611852","display_name":"Simon Buhr","orcid":"https://orcid.org/0000-0002-6980-2648"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Simon Buhr","raw_affiliation_strings":["Technische Universit&#x00E4;t Dresden,Chair of Circuit Design and Network Theory,Dresden,01069","Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden"],"affiliations":[{"raw_affiliation_string":"Technische Universit&#x00E4;t Dresden,Chair of Circuit Design and Network Theory,Dresden,01069","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015909764","display_name":"Corrado Carta","orcid":"https://orcid.org/0000-0001-9147-0160"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Corrado Carta","raw_affiliation_strings":["Technische Universit&#x00E4;t Dresden,Chair of Circuit Design and Network Theory,Dresden,01069","Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden"],"affiliations":[{"raw_affiliation_string":"Technische Universit&#x00E4;t Dresden,Chair of Circuit Design and Network Theory,Dresden,01069","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Technische Universit&#x00E4;t Dresden,Chair of Circuit Design and Network Theory,Dresden,01069","Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden"],"affiliations":[{"raw_affiliation_string":"Technische Universit&#x00E4;t Dresden,Chair of Circuit Design and Network Theory,Dresden,01069","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5016834679"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.2385,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.57359404,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"314","last_page":"317"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.8075160980224609},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6310593485832214},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5512514710426331},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.5491386651992798},{"id":"https://openalex.org/keywords/wilkinson-power-divider","display_name":"Wilkinson power divider","score":0.543308675289154},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.5405849814414978},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.510017991065979},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43532872200012207},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43079617619514465},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.42816710472106934},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.38620424270629883},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.29752597212791443},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27178213000297546},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.1325235366821289},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10992744565010071},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.10304895043373108}],"concepts":[{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.8075160980224609},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6310593485832214},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5512514710426331},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.5491386651992798},{"id":"https://openalex.org/C184028887","wikidata":"https://www.wikidata.org/wiki/Q265565","display_name":"Wilkinson power divider","level":4,"score":0.543308675289154},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.5405849814414978},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.510017991065979},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43532872200012207},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43079617619514465},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.42816710472106934},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.38620424270629883},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.29752597212791443},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27178213000297546},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.1325235366821289},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10992744565010071},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.10304895043373108},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs46596.2019.8965041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8965041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/14","score":0.41999998688697815,"display_name":"Life below water"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1533614470","https://openalex.org/W1753600784","https://openalex.org/W1911486159","https://openalex.org/W1995555774","https://openalex.org/W1995875735","https://openalex.org/W2045909168","https://openalex.org/W2117873769","https://openalex.org/W2117874625","https://openalex.org/W2122749187","https://openalex.org/W2169092810","https://openalex.org/W2170087371","https://openalex.org/W2294347919","https://openalex.org/W2476112607","https://openalex.org/W2585039363","https://openalex.org/W2912699043","https://openalex.org/W2944635866","https://openalex.org/W6758542655"],"related_works":["https://openalex.org/W2375805238","https://openalex.org/W3095898867","https://openalex.org/W1975478216","https://openalex.org/W4242802974","https://openalex.org/W2065453996","https://openalex.org/W3121516359","https://openalex.org/W1985754359","https://openalex.org/W2143888791","https://openalex.org/W2120564668","https://openalex.org/W2055760080"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,58,72,76,82],"compact":[4],"divide-by-2":[5],"frequency":[6,135],"divider":[7,26,99],"based":[8],"on":[9,57],"CML":[10],"D-flipflops":[11],"suitable":[12],"for":[13],"operation":[14],"in":[15,28,35,38,90],"low-power":[16],"(LP)":[17],"or":[18,137],"high-performance":[19],"(HP)":[20],"mode.":[21],"In":[22],"LP":[23],"mode":[24,37],"the":[25,29,39,125],"locks":[27],"10":[30],"-28":[31],"GHz":[32,42],"range,":[33,43],"and":[34,47,64,68,75,85,93,124],"HP":[36],"12.5":[40],"-32":[41],"corresponding":[44],"to":[45],"119%":[46],"118%":[48],"relative":[49],"locking":[50],"ranges.":[51],"The":[52,98,121],"circuit":[53],"has":[54],"been":[55],"manufactured":[56],"22":[59],"nm":[60],"FD-SOI":[61],"CMOS":[62],"process":[63],"consumes":[65],"3.5":[66],"mW":[67,70],"6":[69],"from":[71],"0.8":[73],"V":[74,78],"1":[77],"supply":[79],"while":[80],"generating":[81],"-21":[83],"dBm":[84,87],"-15":[86],"output":[88],"signal":[89],"low":[91],"power":[92],"high":[94],"performance":[95],"modes,":[96],"respectively.":[97],"does":[100],"not":[101],"use":[102],"any":[103],"peaking":[104],"inductors,":[105],"which":[106],"allowed":[107],"an":[108],"active":[109],"core":[110],"area":[111,123],"occupation":[112],"of":[113,127],"only":[114],"255":[115],"\u03bcm":[116],"<sup":[117],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[118],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[119],".":[120],"small":[122],"absence":[126],"bias":[128],"inputs":[129],"allows":[130],"its":[131],"seamless":[132],"integration":[133],"into":[134],"synthesizer":[136],"clock":[138],"recovery":[139],"circuits.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}