{"id":"https://openalex.org/W3002976045","doi":"https://doi.org/10.1109/icecs46596.2019.8964954","title":"Synthesizing Efficient Hardware from High-Level Functional Hardware Description Languages","display_name":"Synthesizing Efficient Hardware from High-Level Functional Hardware Description Languages","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3002976045","doi":"https://doi.org/10.1109/icecs46596.2019.8964954","mag":"3002976045"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8964954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033913467","display_name":"Mahshid Shahmohammadian","orcid":"https://orcid.org/0000-0002-2590-9371"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mahshid Shahmohammadian","raw_affiliation_strings":["Drexel University"],"affiliations":[{"raw_affiliation_string":"Drexel University","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091390132","display_name":"Geoffrey Mainland","orcid":"https://orcid.org/0000-0002-0328-8594"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Geoffrey Mainland","raw_affiliation_strings":["Drexel University"],"affiliations":[{"raw_affiliation_string":"Drexel University","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033913467"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1971041,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":null,"first_page":"634","last_page":"637"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8074598908424377},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7807413339614868},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.7495867609977722},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7460168600082397},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5475122928619385},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.5387588143348694},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5100908875465393},{"id":"https://openalex.org/keywords/haskell","display_name":"Haskell","score":0.43884626030921936},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4233441948890686},{"id":"https://openalex.org/keywords/functional-programming","display_name":"Functional programming","score":0.3549163341522217},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3307350277900696}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8074598908424377},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7807413339614868},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.7495867609977722},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7460168600082397},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5475122928619385},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.5387588143348694},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5100908875465393},{"id":"https://openalex.org/C2780624054","wikidata":"https://www.wikidata.org/wiki/Q34010","display_name":"Haskell","level":3,"score":0.43884626030921936},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4233441948890686},{"id":"https://openalex.org/C42383842","wikidata":"https://www.wikidata.org/wiki/Q193076","display_name":"Functional programming","level":2,"score":0.3549163341522217},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3307350277900696}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs46596.2019.8964954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W957071240","https://openalex.org/W1486842216","https://openalex.org/W1583099307","https://openalex.org/W1596988140","https://openalex.org/W1659617007","https://openalex.org/W1875609239","https://openalex.org/W2003131643","https://openalex.org/W2049600101","https://openalex.org/W2051515437","https://openalex.org/W2067083925","https://openalex.org/W2110774823","https://openalex.org/W2172307690","https://openalex.org/W2753542429","https://openalex.org/W4292002034","https://openalex.org/W6629134898"],"related_works":["https://openalex.org/W2112263414","https://openalex.org/W3004782279","https://openalex.org/W1602185604","https://openalex.org/W2028779182","https://openalex.org/W4242678340","https://openalex.org/W2140654465","https://openalex.org/W2129253059","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582"],"abstract_inverted_index":{"Functional":[0],"hardware":[1,15,31],"description":[2],"languages":[3,112],"(FHDL)":[4],"provide":[5],"powerful":[6],"tools":[7],"for":[8],"building":[9],"new":[10],"abstractions":[11,29],"that":[12,50,100],"enable":[13],"sophisticated":[14],"system":[16,59],"to":[17,79],"be":[18],"constructed":[19],"by":[20],"composing":[21],"small":[22],"reusable":[23],"parts.":[24],"Raising":[25],"the":[26,34,75],"level":[27],"of":[28,88,107],"in":[30],"designs":[32],"means":[33],"programmer":[35],"can":[36,103],"focus":[37],"on":[38],"high-level":[39],"circuit":[40],"structure":[41],"rather":[42],"than":[43,109],"mundane":[44],"low-level":[45],"details.":[46],"The":[47],"language":[48],"features":[49],"facilitate":[51],"this":[52],"include":[53],"high-order":[54],"functions,":[55],"rich":[56],"static":[57],"type":[58,61],"with":[60],"inference,":[62],"and":[63,70,74],"parametric":[64],"polymorphism.":[65],"We":[66],"use":[67],"hand-written":[68],"structural":[69],"behavioral":[71],"VHDL,":[72],"Simulink,":[73],"Kansas":[76],"Lava":[77],"FHDL":[78,102],"re-implement":[80],"several":[81],"components":[82],"taken":[83],"from":[84],"a":[85],"Simulink":[86],"model":[87],"an":[89,101],"orthogonal":[90],"frequency-division":[91],"multiplexing":[92],"(OFDM)":[93],"physical":[94],"layer":[95],"(PHY).":[96],"Our":[97],"development":[98],"demonstrates":[99],"require":[104],"fewer":[105],"lines":[106],"code":[108],"traditional":[110],"design":[111],"without":[113],"sacrificing":[114],"performance.":[115]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}