{"id":"https://openalex.org/W3001910871","doi":"https://doi.org/10.1109/icecs46596.2019.8964907","title":"CMOS Differential Stage with Improved DC Gain, CMRR and PSRR Performance","display_name":"CMOS Differential Stage with Improved DC Gain, CMRR and PSRR Performance","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3001910871","doi":"https://doi.org/10.1109/icecs46596.2019.8964907","mag":"3001910871"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8964907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053193169","display_name":"Andrea Ballo","orcid":"https://orcid.org/0000-0003-1192-0104"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Andrea Ballo","raw_affiliation_strings":["University of Catania,DIEEI,ITALY Catania,Italy","University of Catania, ITALY Catania, Italy"],"affiliations":[{"raw_affiliation_string":"University of Catania,DIEEI,ITALY Catania,Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"University of Catania, ITALY Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078615947","display_name":"Alfio Dario Grasso","orcid":"https://orcid.org/0000-0002-5707-9683"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alfio Dario Grasso","raw_affiliation_strings":["University of Catania,DIEEI,ITALY Catania,Italy","University of Catania, ITALY Catania, Italy"],"affiliations":[{"raw_affiliation_string":"University of Catania,DIEEI,ITALY Catania,Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"University of Catania, ITALY Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004729135","display_name":"Salvatore Pennisi","orcid":"https://orcid.org/0000-0002-5803-484X"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pennisi","raw_affiliation_strings":["University of Catania,DIEEI,ITALY Catania,Italy","University of Catania, ITALY Catania, Italy"],"affiliations":[{"raw_affiliation_string":"University of Catania,DIEEI,ITALY Catania,Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"University of Catania, ITALY Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5053193169"],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":0.0978,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45922582,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"154","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"Power supply rejection ratio","score":0.8388731479644775},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8214207887649536},{"id":"https://openalex.org/keywords/common-mode-rejection-ratio","display_name":"Common-mode rejection ratio","score":0.6971882581710815},{"id":"https://openalex.org/keywords/differential-gain","display_name":"Differential gain","score":0.6008689403533936},{"id":"https://openalex.org/keywords/open-loop-gain","display_name":"Open-loop gain","score":0.5496767163276672},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5393602252006531},{"id":"https://openalex.org/keywords/automatic-gain-control","display_name":"Automatic gain control","score":0.481627881526947},{"id":"https://openalex.org/keywords/common-mode-signal","display_name":"Common-mode signal","score":0.47359564900398254},{"id":"https://openalex.org/keywords/differential-amplifier","display_name":"Differential amplifier","score":0.47186392545700073},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.4354499280452728},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4284592270851135},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4045855700969696},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3512710928916931},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34945791959762573},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.11027532815933228},{"id":"https://openalex.org/keywords/semiconductor","display_name":"Semiconductor","score":0.07333281636238098}],"concepts":[{"id":"https://openalex.org/C15892472","wikidata":"https://www.wikidata.org/wiki/Q1482413","display_name":"Power supply rejection ratio","level":4,"score":0.8388731479644775},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8214207887649536},{"id":"https://openalex.org/C102309569","wikidata":"https://www.wikidata.org/wiki/Q1244941","display_name":"Common-mode rejection ratio","level":5,"score":0.6971882581710815},{"id":"https://openalex.org/C2780630149","wikidata":"https://www.wikidata.org/wiki/Q5275345","display_name":"Differential gain","level":4,"score":0.6008689403533936},{"id":"https://openalex.org/C143931264","wikidata":"https://www.wikidata.org/wiki/Q5932986","display_name":"Open-loop gain","level":5,"score":0.5496767163276672},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5393602252006531},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.481627881526947},{"id":"https://openalex.org/C189714311","wikidata":"https://www.wikidata.org/wiki/Q1530371","display_name":"Common-mode signal","level":4,"score":0.47359564900398254},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.47186392545700073},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.4354499280452728},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4284592270851135},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4045855700969696},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3512710928916931},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34945791959762573},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.11027532815933228},{"id":"https://openalex.org/C108225325","wikidata":"https://www.wikidata.org/wiki/Q11456","display_name":"Semiconductor","level":2,"score":0.07333281636238098},{"id":"https://openalex.org/C121477167","wikidata":"https://www.wikidata.org/wiki/Q17154002","display_name":"Semiconductor laser theory","level":3,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs46596.2019.8964907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1510852139","https://openalex.org/W1643989195","https://openalex.org/W1979902309","https://openalex.org/W2054056691","https://openalex.org/W2059555657","https://openalex.org/W2096668447","https://openalex.org/W2102580073","https://openalex.org/W2131189523","https://openalex.org/W2150526221","https://openalex.org/W2155190990","https://openalex.org/W2175850652","https://openalex.org/W2175939036","https://openalex.org/W2513579149","https://openalex.org/W2580425382","https://openalex.org/W2598095323","https://openalex.org/W2743095234","https://openalex.org/W2911427860"],"related_works":["https://openalex.org/W1992977284","https://openalex.org/W3003321824","https://openalex.org/W4319778098","https://openalex.org/W3001910871","https://openalex.org/W4387426079","https://openalex.org/W2097024619","https://openalex.org/W2280796582","https://openalex.org/W2146348002","https://openalex.org/W4372270659","https://openalex.org/W2394349332"],"abstract_inverted_index":{"New":[0],"circuit":[1],"solutions":[2],"able":[3],"to":[4,15,24,60,96],"operate":[5],"under":[6],"sub-1V":[7],"supplies":[8],"must":[9],"be":[10],"developed":[11,41],"by":[12,31],"analog":[13],"designer":[14],"counteract":[16],"the":[17,53,97],"low":[18],"intrinsic":[19],"gain":[20],"and":[21,26,83,90],"limited":[22],"rejection":[23],"common-mode":[25,44],"power":[27],"supply":[28],"disturbances":[29],"offered":[30],"nanometer":[32],"CMOS":[33],"technologies.":[34],"In":[35],"this":[36],"communication,":[37],"an":[38],"approach":[39],"originally":[40],"as":[42,94],"a":[43,57,68,75],"control":[45],"loop":[46],"for":[47],"body-driven":[48],"amplifiers,":[49],"is":[50],"exploited":[51],"in":[52,78],"active":[54],"load":[55],"of":[56,85],"source-coupled":[58],"pair":[59],"remarkably":[61],"improve":[62],"its":[63],"small-signal":[64],"performance.":[65],"Simulations":[66],"on":[67],"65-nm":[69],"design":[70],"supplied":[71],"from":[72],"0.75V":[73],"show":[74],"nominal":[76],"increase":[77],"differential":[79],"DC":[80],"gain,":[81],"CMRR":[82],"PSRR":[84],"20":[86],"dB,":[87,92],"29":[88],"dB":[89],"32":[91],"respectively,":[93],"compared":[95],"standard":[98],"solution.":[99]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}