{"id":"https://openalex.org/W3002403857","doi":"https://doi.org/10.1109/icecs46596.2019.8964903","title":"Observations concerning \u201cHorn Spurs\u201d in a MASH-based Fractional-N CP-PLL","display_name":"Observations concerning \u201cHorn Spurs\u201d in a MASH-based Fractional-N CP-PLL","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3002403857","doi":"https://doi.org/10.1109/icecs46596.2019.8964903","mag":"3002403857"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8964903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037688288","display_name":"Valerio Mazzaro","orcid":"https://orcid.org/0000-0002-2512-550X"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]},{"id":"https://openalex.org/I4210099932","display_name":"National Microelectronics Applications Centre (Ireland)","ror":"https://ror.org/012k6p920","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210099932"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Valerio Mazzaro","raw_affiliation_strings":["Microelectronic Circuits Centre Ireland, University College Dublin,Dublin,Ireland","Microelectronic Circuits Centre Ireland, University College Dublin, Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Circuits Centre Ireland, University College Dublin,Dublin,Ireland","institution_ids":["https://openalex.org/I4210099932","https://openalex.org/I100930933"]},{"raw_affiliation_string":"Microelectronic Circuits Centre Ireland, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058028927","display_name":"Michael Peter Kennedy","orcid":"https://orcid.org/0000-0003-3242-1056"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]},{"id":"https://openalex.org/I4210099932","display_name":"National Microelectronics Applications Centre (Ireland)","ror":"https://ror.org/012k6p920","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210099932"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Michael Peter Kennedy","raw_affiliation_strings":["Microelectronic Circuits Centre Ireland, University College Dublin,Dublin,Ireland","Microelectronic Circuits Centre Ireland, University College Dublin, Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Circuits Centre Ireland, University College Dublin,Dublin,Ireland","institution_ids":["https://openalex.org/I4210099932","https://openalex.org/I100930933"]},{"raw_affiliation_string":"Microelectronic Circuits Centre Ireland, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2335,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.56505561,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"17","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/french-horn","display_name":"French horn","score":0.6273559331893921},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5775532722473145},{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.5116760730743408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4225809574127197},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.33705905079841614},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.27291160821914673},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21585199236869812},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.1897028088569641},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18860024213790894},{"id":"https://openalex.org/keywords/structural-engineering","display_name":"Structural engineering","score":0.08381691575050354}],"concepts":[{"id":"https://openalex.org/C152076505","wikidata":"https://www.wikidata.org/wiki/Q1126540","display_name":"French horn","level":2,"score":0.6273559331893921},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5775532722473145},{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.5116760730743408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4225809574127197},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.33705905079841614},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.27291160821914673},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21585199236869812},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.1897028088569641},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18860024213790894},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.08381691575050354},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs46596.2019.8964903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W371546939","https://openalex.org/W1500373038","https://openalex.org/W1591892647","https://openalex.org/W2989677868"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W4391375266","https://openalex.org/W2242079364","https://openalex.org/W2317410790","https://openalex.org/W191859820","https://openalex.org/W2504787585","https://openalex.org/W2152768744","https://openalex.org/W2590598539","https://openalex.org/W2326560183"],"abstract_inverted_index":{"A":[0],"fractional-N":[1],"Charge":[2],"Pump":[3],"(CP)":[4],"PLL":[5],"with":[6,66],"a":[7,63,67,79],"Multi-stAge":[8],"noise":[9],"SHaping":[10],"(MASH)":[11],"1-1-1":[12],"divider":[13],"controller":[14],"has":[15],"been":[16],"reported":[17],"in":[18],"simulation":[19,58],"to":[20],"exhibit":[21],"pairs":[22],"of":[23,31,38,54],"spurious":[24],"tones":[25],"called":[26],"\u201chorn":[27],"spurs,\u201d":[28],"the":[29,35,39,52,55,84],"locations":[30],"which":[32,50],"depend":[33],"on":[34],"initial":[36],"condition":[37],"modulator.":[40],"This":[41],"paper":[42],"presents":[43],"simulations,":[44],"empirical":[45],"analysis":[46],"and":[47],"experimental":[48],"measurements":[49],"confirm":[51],"robustness":[53],"phenomenon.":[56],"Matlab":[57],"results":[59],"are":[60,76],"presented":[61,77],"for":[62,78],"type-II":[64],"CP-PLL":[65],"third":[68],"order":[69],"MASH":[70],"Digital":[71],"\u0394\u03a3":[72],"Modulator":[73],"(DDSM).":[74],"Measurements":[75],"commercial":[80],"monolithic":[81],"wideband":[82],"synthesizer,":[83],"ADF4356.":[85]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}