{"id":"https://openalex.org/W3001525258","doi":"https://doi.org/10.1109/icecs46596.2019.8964856","title":"Simulating Memristive Systems in Mixed-Signal Mode using Commercial Design Tools","display_name":"Simulating Memristive Systems in Mixed-Signal Mode using Commercial Design Tools","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3001525258","doi":"https://doi.org/10.1109/icecs46596.2019.8964856","mag":"3001525258"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8964856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964856","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021976453","display_name":"Markus Fritscher","orcid":"https://orcid.org/0000-0003-2754-7287"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Markus Fritscher","raw_affiliation_strings":["Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department Computer Science 3 (Computer Architecture),Erlangen,Germany,91058","Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department Computer Science 3 (Computer Architecture),Erlangen,Germany,91058","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021970080","display_name":"Johannes Kn\u00f6dtel","orcid":"https://orcid.org/0000-0002-7298-8252"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Johannes Kn\u00f6dtel","raw_affiliation_strings":["Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department Computer Science 3 (Computer Architecture),Erlangen,Germany,91058","Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department Computer Science 3 (Computer Architecture),Erlangen,Germany,91058","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014794132","display_name":"Marc Reichenbach","orcid":"https://orcid.org/0000-0002-9687-6247"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marc Reichenbach","raw_affiliation_strings":["Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department Computer Science 3 (Computer Architecture),Erlangen,Germany,91058","Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department Computer Science 3 (Computer Architecture),Erlangen,Germany,91058","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030918623","display_name":"Dietmar Fey","orcid":"https://orcid.org/0000-0002-6077-4732"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dietmar Fey","raw_affiliation_strings":["Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department Computer Science 3 (Computer Architecture),Erlangen,Germany,91058","Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU),Department Computer Science 3 (Computer Architecture),Erlangen,Germany,91058","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU), Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021976453"],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":0.4769,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.66742725,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"225","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.9331761598587036},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7292407751083374},{"id":"https://openalex.org/keywords/system-level-simulation","display_name":"System-level simulation","score":0.6987354755401611},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.591030478477478},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5365197062492371},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4884780943393707},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.48086386919021606},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.44359877705574036},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.4288312792778015},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4163801372051239},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37076276540756226},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35506200790405273},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33532217144966125},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30285561084747314},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.253445565700531},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17069247364997864},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.16463077068328857},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14627277851104736},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13607653975486755}],"concepts":[{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.9331761598587036},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7292407751083374},{"id":"https://openalex.org/C2781207095","wikidata":"https://www.wikidata.org/wiki/Q24963836","display_name":"System-level simulation","level":2,"score":0.6987354755401611},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.591030478477478},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5365197062492371},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4884780943393707},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.48086386919021606},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.44359877705574036},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.4288312792778015},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4163801372051239},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37076276540756226},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35506200790405273},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33532217144966125},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30285561084747314},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.253445565700531},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17069247364997864},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.16463077068328857},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14627277851104736},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13607653975486755},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs46596.2019.8964856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964856","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W1965288361","https://openalex.org/W2027670468","https://openalex.org/W2162651880","https://openalex.org/W2533469876","https://openalex.org/W2603064927","https://openalex.org/W2793366120","https://openalex.org/W2949588176","https://openalex.org/W2951578452","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W2965007564","https://openalex.org/W2372072076","https://openalex.org/W3007832176","https://openalex.org/W2108827571","https://openalex.org/W4253807332","https://openalex.org/W2023977730","https://openalex.org/W3001525258","https://openalex.org/W4245162945","https://openalex.org/W1964353541","https://openalex.org/W2113153592"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,73,90,98],"new":[4],"simulation":[5,53,95,100],"environment":[6],"for":[7],"memristive":[8],"systems":[9,39],"using":[10,50],"commercial":[11],"design":[12],"tools":[13],"will":[14],"be":[15],"presented.":[16],"The":[17],"method":[18,48],"works":[19],"across":[20],"different":[21],"levels":[22],"of":[23,92],"hardware":[24],"abstraction":[25],"(system":[26],"level,":[27,88],"RT-level,":[28],"circuit":[29],"level":[30,80],"and":[31,59],"device":[32,44,87],"level),":[33],"which":[34],"allows":[35],"to":[36,62,71],"evaluate":[37],"high-level":[38],"properties":[40],"by":[41,55],"changing":[42],"low-level":[43],"features.":[45],"Our":[46],"proposed":[47],"is":[49],"Cadence":[51,57,60],"irun":[52],"flow,":[54],"exploiting":[56],"Incisive":[58],"Spectre":[61],"enable":[63],"mixed-signal":[64],"simulation.":[65],"As":[66],"proof-of-concept":[67],"we":[68],"are":[69],"able":[70],"simulate":[72],"complete":[74],"RISC-V":[75],"based":[76],"CPU":[77],"on":[78,85,97],"digital":[79],"with":[81,89],"memristor-based":[82],"non-volatile":[83],"flip-flops":[84],"the":[86],"throughput":[91],"1.2":[93],"instructions/second":[94],"speed":[96],"modern":[99],"server.":[101]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}