{"id":"https://openalex.org/W3001772581","doi":"https://doi.org/10.1109/icecs46596.2019.8964817","title":"A Scan Register Based Access Scheme for Multilevel Non-Volatile Memristor Memory","display_name":"A Scan Register Based Access Scheme for Multilevel Non-Volatile Memristor Memory","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3001772581","doi":"https://doi.org/10.1109/icecs46596.2019.8964817","mag":"3001772581"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8964817","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071645986","display_name":"Md Musabbir Adnan","orcid":null},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Md Musabbir Adnan","raw_affiliation_strings":["University of Tennessee, Knoxville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tennessee, Knoxville","institution_ids":["https://openalex.org/I75027704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073702088","display_name":"Sherif Amer","orcid":null},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sherif Amer","raw_affiliation_strings":["University of Tennessee, Knoxville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tennessee, Knoxville","institution_ids":["https://openalex.org/I75027704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030312318","display_name":"Sagarvarma Sayyaparaju","orcid":null},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sagarvarma Sayyaparaju","raw_affiliation_strings":["University of Tennessee, Knoxville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tennessee, Knoxville","institution_ids":["https://openalex.org/I75027704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052867792","display_name":"Md Sakib Hasan","orcid":"https://orcid.org/0000-0002-4792-6236"},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Md Sakib Hasan","raw_affiliation_strings":["University of Tennessee, Knoxville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tennessee, Knoxville","institution_ids":["https://openalex.org/I75027704"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047248181","display_name":"Garrett S. Rose","orcid":"https://orcid.org/0000-0003-3070-4087"},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Garrett S. Rose","raw_affiliation_strings":["University of Tennessee, Knoxville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tennessee, Knoxville","institution_ids":["https://openalex.org/I75027704"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.15674957,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"630","last_page":"633"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7898015379905701},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7588385343551636},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7510747909545898},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.6899367570877075},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6164597272872925},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.558415412902832},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5052323937416077},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.49790191650390625},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.49327200651168823},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46191951632499695},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43506336212158203},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.3958720266819},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.34691479802131653},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3366889953613281},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2184000015258789},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13524344563484192},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13165470957756042}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7898015379905701},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7588385343551636},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7510747909545898},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.6899367570877075},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6164597272872925},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.558415412902832},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5052323937416077},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.49790191650390625},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.49327200651168823},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46191951632499695},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43506336212158203},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.3958720266819},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.34691479802131653},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3366889953613281},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2184000015258789},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13524344563484192},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13165470957756042},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs46596.2019.8964817","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2035027123","https://openalex.org/W2068007821","https://openalex.org/W2105408739","https://openalex.org/W2112181056","https://openalex.org/W2162651880","https://openalex.org/W2168770118","https://openalex.org/W2400475751","https://openalex.org/W2476616835","https://openalex.org/W2584563561","https://openalex.org/W2747214275","https://openalex.org/W2755728497","https://openalex.org/W2760384882","https://openalex.org/W2768519025","https://openalex.org/W2801711510"],"related_works":["https://openalex.org/W2104643467","https://openalex.org/W99847340","https://openalex.org/W2362020312","https://openalex.org/W2024190459","https://openalex.org/W4282022423","https://openalex.org/W2111812335","https://openalex.org/W1990737031","https://openalex.org/W3013866331","https://openalex.org/W3094075356","https://openalex.org/W3021887516"],"abstract_inverted_index":{"The":[0,58],"memristor,":[1],"an":[2],"emerging":[3],"non-volatile":[4],"memory":[5,22],"(NVM)":[6],"device,":[7],"has":[8],"garnered":[9],"widespread":[10],"attention":[11],"as":[12],"a":[13,38,53],"candidate":[14],"device":[15],"of":[16,43,75,82],"choice":[17],"for":[18,40],"reconfigurable":[19,54],"logic":[20],"or":[21,47],"systems":[23],"due":[24],"to":[25,45,66],"its":[26],"nanoscale":[27],"dimension,":[28],"scalability,":[29],"multi-bit":[30,49],"storage,":[31],"and":[32,68,72,86],"CMOS":[33],"compatibility.":[34],"This":[35],"work":[36],"provides":[37],"means":[39],"sequential":[41],"access":[42],"memristors":[44],"configure":[46],"extract":[48],"information":[50],"stored":[51],"in":[52],"electronic":[55],"integrated":[56],"system.":[57],"proposed":[59],"scheme":[60],"uses":[61],"two":[62],"scan":[63],"registers":[64],"interchangeably":[65],"separate":[67],"parallelize":[69],"the":[70,80,83],"programming/reading":[71],"shifting":[73],"in/out":[74],"data":[76],"bits.":[77],"To":[78],"outline":[79],"utility":[81],"scheme,":[84],"scalability":[85],"energy":[87],"analysis":[88],"are":[89],"provided.":[90]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}