{"id":"https://openalex.org/W3002759147","doi":"https://doi.org/10.1109/icecs46596.2019.8964676","title":"Body-Bias Techniques in CMOS 22FDX\u00ae for Mixed-Signal Circuits and Systems","display_name":"Body-Bias Techniques in CMOS 22FDX\u00ae for Mixed-Signal Circuits and Systems","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3002759147","doi":"https://doi.org/10.1109/icecs46596.2019.8964676","mag":"3002759147"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8964676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032302022","display_name":"Friedel Gerfers","orcid":"https://orcid.org/0000-0002-0520-1923"},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Friedel Gerfers","raw_affiliation_strings":["Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","institution_ids":["https://openalex.org/I4577782"]},{"raw_affiliation_string":"Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037862891","display_name":"Nima Lotfi","orcid":"https://orcid.org/0000-0001-9211-6462"},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Nima Lotfi","raw_affiliation_strings":["Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","institution_ids":["https://openalex.org/I4577782"]},{"raw_affiliation_string":"Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081874262","display_name":"Enne Wittenhagen","orcid":"https://orcid.org/0000-0001-8282-2128"},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Enne Wittenhagen","raw_affiliation_strings":["Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","institution_ids":["https://openalex.org/I4577782"]},{"raw_affiliation_string":"Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027663849","display_name":"Hossein Ghafarian","orcid":null},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hossein Ghafarian","raw_affiliation_strings":["Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","institution_ids":["https://openalex.org/I4577782"]},{"raw_affiliation_string":"Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027205535","display_name":"Yuan Tian","orcid":"https://orcid.org/0000-0002-6490-0548"},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yuan Tian","raw_affiliation_strings":["Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","institution_ids":["https://openalex.org/I4577782"]},{"raw_affiliation_string":"Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004011241","display_name":"Marcel Runge","orcid":"https://orcid.org/0000-0003-2540-1217"},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marcel Runge","raw_affiliation_strings":["Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universität Berlin,Chair Mixed Signal Circuit Design,Germany","institution_ids":["https://openalex.org/I4577782"]},{"raw_affiliation_string":"Chair Mixed Signal Circuit Design, Technische Universit\u00e4t Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4577782"],"apc_list":null,"apc_paid":null,"fwci":4.3987,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.95718187,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"466","last_page":"469"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.6641949415206909},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.6442425847053528},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6074401140213013},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5651733875274658},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5404165387153625},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5366987586021423},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5098075270652771},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4826517701148987},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.44109833240509033},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.38163405656814575},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34123772382736206},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3407565951347351}],"concepts":[{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.6641949415206909},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.6442425847053528},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6074401140213013},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5651733875274658},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5404165387153625},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5366987586021423},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5098075270652771},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4826517701148987},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44109833240509033},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.38163405656814575},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34123772382736206},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3407565951347351}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs46596.2019.8964676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1479907361","https://openalex.org/W2050955412","https://openalex.org/W2111878962","https://openalex.org/W2147238716","https://openalex.org/W2800122869","https://openalex.org/W2938906717","https://openalex.org/W2942143322","https://openalex.org/W2942952670","https://openalex.org/W2982551699","https://openalex.org/W6628583536","https://openalex.org/W6770009231"],"related_works":["https://openalex.org/W1985584924","https://openalex.org/W2008277438","https://openalex.org/W2546770406","https://openalex.org/W2118243209","https://openalex.org/W2059692905","https://openalex.org/W2028237735","https://openalex.org/W54061974","https://openalex.org/W1845449242","https://openalex.org/W2754261318","https://openalex.org/W942053771"],"abstract_inverted_index":{"22FDX\u00ae,":[0,68],"a":[1,12,34,44,52,115,124,154,168,172,176,181,201,213,220],"22nm":[2],"CMOS":[3],"fully-depleted":[4],"silicon":[5],"on":[6,113,153],"insulator":[7],"technology":[8],"(FD-SOI),":[9],"provides":[10,71],"both,":[11,167],"unique":[13],"wideband":[14],"body-bias":[15,45],"tuning":[16,46],"range,":[17],"as":[18,20,210,212],"well":[19,184,211],"reduced":[21],"junction":[22],"capacitances,":[23],"enabling":[24],"new":[25],"circuit":[26,159],"architectures":[27],"across":[28],"analog":[29],"and":[30,43,107,157,171,187],"mixed-signal":[31,85],"platforms.":[32],"With":[33],"threshold":[35,97],"voltage":[36,98,106],"sensitivity":[37],"of":[38,48,56,74,84,147],"around":[39],"70mV":[40],"per":[41],"Volt":[42],"range":[47],"+/-2V,":[49],"22FDX\u00aegives":[50],"designers":[51],"competitive":[53],"additional":[54],"degree":[55],"freedom":[57],"while":[58],"incorporating":[59],"transistor":[60],"transit":[61],"frequencies":[62],"exceeding":[63],"400GHz.":[64],"After":[65],"briefly":[66],"introducing":[67],"this":[69],"paper":[70,111],"an":[72],"overview":[73],"the":[75,82,95,132,142,145],"most":[76],"recent":[77],"FD-SOI":[78],"design":[79],"techniques":[80],"in":[81,119],"field":[83],"circuits":[86],"utilizing":[87,180],"static":[88],"and/":[89],"or":[90],"dynamic":[91,148],"body-biasing":[92,100,149,193,202],"approaches.":[93],"Given":[94],"strong":[96,116],"tuning,":[99],"allows":[101,194],"e.g.":[102],"to":[103,195],"compensate":[104,197],"process,":[105],"temperature":[108,198],"variations.":[109],"This":[110],"focuses":[112],"22FDX\u00aebeing":[114],"innovation":[117],"catalyst":[118],"data":[120],"converter":[121],"architectures.":[122],"First,":[123],"5-bit":[125],"18.5GS/s":[126],"flash":[127],"ADC":[128],"is":[129,150,190],"presented,":[130],"omitting":[131],"power-hungry":[133],"resistive":[134],"ladder":[135],"by":[136],"generating":[137],"accurate":[138],"threshold-voltage":[139],"offsets":[140],"within":[141],"comparators.":[143],"Then,":[144],"capability":[146],"evaluated":[151],"based":[152],"10GS/s":[155],"track":[156],"hold":[158],"(obtaining":[160],"49dBc":[161],"SFDR":[162],"at":[163],"fs/2)":[164],"simultaneously":[165],"improving":[166],"low":[169],"on-resistance":[170],"high":[173],"off-resistance.":[174],"Furthermore,":[175],"28GHz":[177],"ring":[178],"oscillator":[179],"single,":[182],"shared":[183],"for":[185,207,219],"pMOS":[186],"nMOS":[188],"devices":[189],"presented.":[191,227],"Here,":[192],"fully":[196],"effects.":[199],"Finally,":[200],"controlled":[203],"DAC":[204,214],"linearization":[205],"technique":[206],"Sigma-Delta":[208],"modulators,":[209],"driver":[215],"termination":[216],"impedance":[217],"control":[218],"6GS/s":[221],"10-bit":[222],"automotive":[223],"Ethernet":[224],"SST-DAC-Driver":[225],"are":[226]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":7}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}