{"id":"https://openalex.org/W3002246177","doi":"https://doi.org/10.1109/icecs46596.2019.8964670","title":"Digital Signal Processing Accelerator for RISC-V","display_name":"Digital Signal Processing Accelerator for RISC-V","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3002246177","doi":"https://doi.org/10.1109/icecs46596.2019.8964670","mag":"3002246177"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8964670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://orbit.dtu.dk/en/publications/65498f0f-f87d-4627-93f6-8a98ad40c65f","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017636831","display_name":"L. Calicchia","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Calicchia","raw_affiliation_strings":["University of Rome Tor Vergata,Department of Electronics,Rome,Italy","University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055070579","display_name":"V. Ciotoli","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Ciotoli","raw_affiliation_strings":["University of Rome Tor Vergata,Department of Electronics,Rome,Italy","University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. C. Cardarilli","raw_affiliation_strings":["University of Rome Tor Vergata,Department of Electronics,Rome,Italy","University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063300969","display_name":"Luca Di Nunzio","orcid":"https://orcid.org/0000-0002-4312-7939"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. di Nunzio","raw_affiliation_strings":["University of Rome Tor Vergata,Department of Electronics,Rome,Italy","University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048482308","display_name":"Rocco Fazzolari","orcid":"https://orcid.org/0000-0002-7383-2663"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Fazzolari","raw_affiliation_strings":["University of Rome Tor Vergata,Department of Electronics,Rome,Italy","University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022318517","display_name":"Alberto Nannarelli","orcid":"https://orcid.org/0000-0002-8303-6329"},"institutions":[{"id":"https://openalex.org/I4210111817","display_name":"Denmark Technical College","ror":"https://ror.org/01scq3556","country_code":"US","type":"education","lineage":["https://openalex.org/I2802080466","https://openalex.org/I4210111817"]},{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK","US"],"is_corresponding":false,"raw_author_name":"A. Nannarelli","raw_affiliation_strings":["DTU Compute, Technical University of Denmark,Denmark","DTU Compute, Technical University of Denmark, Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DTU Compute, Technical University of Denmark,Denmark","institution_ids":["https://openalex.org/I4210111817","https://openalex.org/I96673099"]},{"raw_affiliation_string":"DTU Compute, Technical University of Denmark, Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Re","raw_affiliation_strings":["University of Rome Tor Vergata,Department of Electronics,Rome,Italy","University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.51,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.82828797,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"703","last_page":"706"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6132706999778748},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5416382551193237},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5416055917739868},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.46611645817756653},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2865559458732605},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.12819957733154297}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6132706999778748},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5416382551193237},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5416055917739868},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.46611645817756653},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2865559458732605},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.12819957733154297}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icecs46596.2019.8964670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/265843","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/265843","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.atira.dk:publications/65498f0f-f87d-4627-93f6-8a98ad40c65f","is_oa":true,"landing_page_url":"https://orbit.dtu.dk/en/publications/65498f0f-f87d-4627-93f6-8a98ad40c65f","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Calicchia , L , Ciotoli , V , Cardarilli , G C , Di Nunzio , L , Fazzolari , R & Nannarelli , A 2019 , Digital Signal Processing Accelerator for RISC-V . in Proceedings of 26th IEEE International Conference on Electronics Circuits and Systems . IEEE , 2019 IEEE 26th International Conference on Electronics, Circuits and Systems , Genoa , Italy , 27/11/2019 . https://doi.org/10.1109/ICECS46596.2019.8964670","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:publications/65498f0f-f87d-4627-93f6-8a98ad40c65f","is_oa":true,"landing_page_url":"https://orbit.dtu.dk/en/publications/65498f0f-f87d-4627-93f6-8a98ad40c65f","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Calicchia , L , Ciotoli , V , Cardarilli , G C , Di Nunzio , L , Fazzolari , R & Nannarelli , A 2019 , Digital Signal Processing Accelerator for RISC-V . in Proceedings of 26th IEEE International Conference on Electronics Circuits and Systems . IEEE , 2019 IEEE 26th International Conference on Electronics, Circuits and Systems , Genoa , Italy , 27/11/2019 . https://doi.org/10.1109/ICECS46596.2019.8964670","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2135252045","https://openalex.org/W2161034909","https://openalex.org/W2237339430","https://openalex.org/W2541552579","https://openalex.org/W2768596663","https://openalex.org/W3011338798","https://openalex.org/W6761172741"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2039966832","https://openalex.org/W2109284253","https://openalex.org/W2359819289"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"present":[4],"a":[5],"configurable":[6,53],"accelerator":[7,28,36,54],"for":[8,18],"the":[9,27,52,65,69,73],"RISC-V":[10],"processor":[11],"oriented":[12],"to":[13,64],"digital":[14],"signal":[15],"processing":[16],"applications":[17],"energy":[19,60],"efficient":[20],"Internet-of-Things":[21],"devices.":[22],"The":[23,35,48],"supported":[24],"operations":[25],"in":[26],"are":[29],"addition,":[30],"multiplication,":[31],"and":[32,42,45,58],"linear":[33],"combination.":[34],"can":[37],"support":[38],"different":[39],"applications:":[40],"mono-dimensional":[41],"bi-dimensional":[43],"filtering":[44],"pattern":[46],"matching.":[47],"results":[49],"show":[50],"that":[51],"offers":[55],"better":[56],"performance":[57],"lower":[59],"consumption":[61],"when":[62],"compared":[63],"software":[66],"execution":[67],"of":[68],"same":[70],"application":[71],"on":[72],"RISC-V.":[74]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}