{"id":"https://openalex.org/W3001661588","doi":"https://doi.org/10.1109/icecs46596.2019.8964669","title":"ProfCounter: Line-Level Cycle Counter for Xilinx OpenCL High-Level Synthesis","display_name":"ProfCounter: Line-Level Cycle Counter for Xilinx OpenCL High-Level Synthesis","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3001661588","doi":"https://doi.org/10.1109/icecs46596.2019.8964669","mag":"3001661588"},"language":"en","primary_location":{"id":"doi:10.1109/icecs46596.2019.8964669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063332219","display_name":"Andr\u00e9 Bannwart Perina","orcid":"https://orcid.org/0000-0002-0356-6670"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Andr\u00e9 Bannwart Perina","raw_affiliation_strings":["Institute for Information Processing Technologies, Karlsruhe Institute of Technology,Karlsruhe,Germany","Institute for Information Processing Technologies, Karlsruhe Institute of Technology, Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technologies, Karlsruhe Institute of Technology,Karlsruhe,Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Institute for Information Processing Technologies, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J\u00fcrgen Becker","raw_affiliation_strings":["Institute for Information Processing Technologies, Karlsruhe Institute of Technology,Karlsruhe,Germany","Institute for Information Processing Technologies, Karlsruhe Institute of Technology, Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technologies, Karlsruhe Institute of Technology,Karlsruhe,Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Institute for Information Processing Technologies, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036447409","display_name":"Vanderlei Bonato","orcid":"https://orcid.org/0000-0002-1743-8004"},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"education","lineage":["https://openalex.org/I17974374"]},{"id":"https://openalex.org/I4210092357","display_name":"Institute of Mathematics and Computer Science","ror":"https://ror.org/00fy4at53","country_code":"MD","type":"facility","lineage":["https://openalex.org/I112090838","https://openalex.org/I4210092357"]}],"countries":["BR","MD"],"is_corresponding":false,"raw_author_name":"Vanderlei Bonato","raw_affiliation_strings":["Institute of Mathematical Sciences and Computing, University of São Paulo,Brazil","Institute of Mathematical Sciences and Computing, University of S\u00e3o Paulo, Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Mathematical Sciences and Computing, University of São Paulo,Brazil","institution_ids":["https://openalex.org/I4210092357"]},{"raw_affiliation_string":"Institute of Mathematical Sciences and Computing, University of S\u00e3o Paulo, Brazil","institution_ids":["https://openalex.org/I17974374"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063332219"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":0.4815,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63892512,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"618","last_page":"621"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8639049530029297},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6628335118293762},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6300652027130127},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5402959585189819},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5291008949279785},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5227203965187073},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5048945546150208},{"id":"https://openalex.org/keywords/source-lines-of-code","display_name":"Source lines of code","score":0.48260390758514404},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4550822675228119},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44385582208633423},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2744886875152588}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8639049530029297},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6628335118293762},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6300652027130127},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5402959585189819},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5291008949279785},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5227203965187073},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5048945546150208},{"id":"https://openalex.org/C199519371","wikidata":"https://www.wikidata.org/wiki/Q942695","display_name":"Source lines of code","level":3,"score":0.48260390758514404},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4550822675228119},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44385582208633423},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2744886875152588},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs46596.2019.8964669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs46596.2019.8964669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1600324942","https://openalex.org/W2080592089","https://openalex.org/W2265842437","https://openalex.org/W2398354748","https://openalex.org/W2472500612","https://openalex.org/W2589329959","https://openalex.org/W2624897816","https://openalex.org/W2724385931","https://openalex.org/W2942818097","https://openalex.org/W4252821989","https://openalex.org/W6692933204"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2082487009","https://openalex.org/W2081416538","https://openalex.org/W2612099726","https://openalex.org/W2160632767"],"abstract_inverted_index":{"Wide":[0],"adoption":[1],"of":[2,72,76,84,87,97,100,143,165],"Field-Programmable":[3],"Gate":[4],"Arrays":[5],"for":[6],"compute-intensive":[7],"problems":[8],"has":[9],"always":[10],"been":[11],"barred":[12],"by":[13,80,109],"the":[14,27,82,101,114,140,148,163],"complex":[15,111],"development":[16,54],"flow,":[17],"requiring":[18],"hardware":[19,46,159],"expert":[20],"staff":[21],"and":[22,116,151],"extensive":[23],"exploration":[24],"effort.":[25],"With":[26],"recent":[28],"developments":[29],"in":[30,147],"High-Level":[31],"Synthesis,":[32],"it":[33],"is":[34,69,136],"possible":[35],"to":[36,44,94,129,138,158],"use":[37],"high-level":[38],"languages":[39],"(e.g.":[40,119],"C,":[41],"C++,":[42],"OpenCL)":[43],"produce":[45],"projects":[47],"with":[48,62,162],"reasonable":[49],"results.":[50],"However,":[51],"several":[52],"software":[53],"assist":[55,105],"tools":[56],"are":[57,92,126],"still":[58],"absent":[59],"or":[60],"provided":[61],"limited":[63],"functionalities.":[64],"In":[65],"this":[66],"paper":[67],"ProfCounter":[68,135],"presented,":[70],"consisting":[71],"a":[73],"module":[74],"capable":[75],"providing":[77],"fine-grain":[78],"profiling":[79],"measuring":[81],"latency":[83],"inner":[85],"segments":[86,146],"OpenCL":[88,144],"kernels.":[89],"Thus,":[90],"developers":[91],"able":[93,128,137],"perform":[95],"analyses":[96],"specific":[98],"parts":[99],"code":[102,107],"which":[103],"can":[104],"on":[106],"optimisations,":[108],"considering":[110],"interactions":[112],"between":[113],"kernel":[115],"other":[117],"modules":[118],"DDR":[120],"memory,":[121],"cache)":[122],"where":[123],"cycle-accurate":[124],"simulators":[125],"not":[127,155],"properly":[130],"model.":[131],"Results":[132],"show":[133],"that":[134],"measure":[139],"cycle":[141],"count":[142],"kernels":[145],"Xilinx":[149],"environment":[150],"its":[152],"overhead":[153],"does":[154],"scale":[156],"according":[157],"complexity":[160],"nor":[161],"amount":[164],"measurements.":[166]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}