{"id":"https://openalex.org/W4311309814","doi":"https://doi.org/10.1109/icecs202256217.2022.9970992","title":"Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators","display_name":"Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators","publication_year":2022,"publication_date":"2022-10-24","ids":{"openalex":"https://openalex.org/W4311309814","doi":"https://doi.org/10.1109/icecs202256217.2022.9970992"},"language":"en","primary_location":{"id":"doi:10.1109/icecs202256217.2022.9970992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970992","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/11311/1233560","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056381758","display_name":"Gabriele Montanaro","orcid":"https://orcid.org/0000-0003-1119-2629"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gabriele Montanaro","raw_affiliation_strings":["Politecnico di Milano,DEIB,Milano,Italy","DEIB, Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,DEIB,Milano,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012420168","display_name":"Andrea Galimberti","orcid":"https://orcid.org/0000-0003-0254-3933"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Galimberti","raw_affiliation_strings":["Politecnico di Milano,DEIB,Milano,Italy","DEIB, Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,DEIB,Milano,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054813714","display_name":"Ernesto Colizzi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210165120","display_name":"Institute for Microelectronics and Microsystems","ror":"https://ror.org/05vk2g845","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210155236","https://openalex.org/I4210165120"]},{"id":"https://openalex.org/I4210110387","display_name":"Microelectronica (Romania)","ror":"https://ror.org/01keak954","country_code":"RO","type":"company","lineage":["https://openalex.org/I4210110387"]}],"countries":["IT","RO"],"is_corresponding":false,"raw_author_name":"Ernesto Colizzi","raw_affiliation_strings":["SIAE MICROELETTRONICA,Milano,Italy","SIAE MICROELETTRONICA, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"SIAE MICROELETTRONICA,Milano,Italy","institution_ids":["https://openalex.org/I4210110387"]},{"raw_affiliation_string":"SIAE MICROELETTRONICA, Milano, Italy","institution_ids":["https://openalex.org/I4210165120"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016373122","display_name":"Davide Zoni","orcid":"https://orcid.org/0000-0002-9951-062X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Zoni","raw_affiliation_strings":["Politecnico di Milano,DEIB,Milano,Italy","DEIB, Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,DEIB,Milano,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5056381758"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.6233,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68078,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7759445905685425},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7120781540870667},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7097986340522766},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6207188367843628},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.612792432308197},{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.5356134176254272},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5352804064750671},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5044347047805786},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.47903552651405334},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4638621211051941},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43798571825027466},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4145182967185974},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.331240177154541},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.1659744381904602}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7759445905685425},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7120781540870667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7097986340522766},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6207188367843628},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.612792432308197},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.5356134176254272},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5352804064750671},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5044347047805786},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.47903552651405334},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4638621211051941},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43798571825027466},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4145182967185974},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.331240177154541},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.1659744381904602},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs202256217.2022.9970992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970992","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1233560","is_oa":true,"landing_page_url":"https://hdl.handle.net/11311/1233560","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:re.public.polimi.it:11311/1233560","is_oa":true,"landing_page_url":"https://hdl.handle.net/11311/1233560","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2052435632","https://openalex.org/W3001992445","https://openalex.org/W3013336397","https://openalex.org/W3013574053","https://openalex.org/W3020526900","https://openalex.org/W3046319652","https://openalex.org/W3046913999","https://openalex.org/W3082407349","https://openalex.org/W3161871854","https://openalex.org/W3202780256","https://openalex.org/W3207236630","https://openalex.org/W4210905692","https://openalex.org/W4225321568","https://openalex.org/W4229013628","https://openalex.org/W4285107252","https://openalex.org/W6781521212"],"related_works":["https://openalex.org/W2106922437","https://openalex.org/W2807901368","https://openalex.org/W2158491338","https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2133733652","https://openalex.org/W2121863986","https://openalex.org/W2325947006"],"abstract_inverted_index":{"In":[0,82],"order":[1],"to":[2,15,20,76,84,107,135],"mitigate":[3],"the":[4,79,91,95,100,108,113,118,121],"security":[5,23],"threat":[6],"of":[7,60,111,120],"quantum":[8],"computers,":[9],"NIST":[10],"is":[11],"undertaking":[12],"a":[13,45,57,127],"process":[14],"standardize":[16],"post-quantum":[17],"cryptosystems,":[18],"aiming":[19],"assess":[21],"their":[22,27],"and":[24,34,52,68,71],"speed":[25],"up":[26],"adoption":[28],"in":[29,99],"production":[30],"scenarios.":[31],"Several":[32],"hardware":[33,80],"software":[35],"implementations":[36],"have":[37],"been":[38],"proposed":[39,92],"for":[40,62,103],"each":[41],"candidate,":[42],"while":[43],"only":[44],"few":[46],"target":[47],"heterogeneous":[48,101],"platforms":[49,64,102],"featuring":[50,65],"CPUs":[51,67],"FPGAs.":[53],"This":[54],"work":[55],"presents":[56],"HW/SW":[58],"co-design":[59],"BIKE":[61],"embedded":[63,104],"both":[66],"small":[69,96],"FPGAs":[70,97],"employs":[72],"high-level":[73],"synthesis":[74],"(HLS)":[75],"timely":[77],"deliver":[78],"accelerators.":[81],"contrast":[83],"state-of-the-art":[85],"solutions":[86],"targeting":[87],"performance-optimized":[88],"HLS":[89],"accelerators,":[90],"solution":[93],"targets":[94],"implemented":[98],"systems.":[105],"Compared":[106],"software-only":[109],"execution":[110],"BIKE,":[112],"experimental":[114],"results":[115],"collected":[116],"on":[117,133,137],"systems-on-chip":[119],"entire":[122],"Xilinx":[123],"Zynq-7000":[124],"family":[125],"highlight":[126],"performance":[128],"speedup":[129],"ranging":[130],"from":[131],"1.37\u00d7,":[132],"Z-7010,":[134],"2.78\u00d7,":[136],"Z-7020.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}