{"id":"https://openalex.org/W4311306035","doi":"https://doi.org/10.1109/icecs202256217.2022.9970966","title":"High Quality and Low Latency Interpolation Filters for FPGA-Based Audio Digital-to-Analog Converters","display_name":"High Quality and Low Latency Interpolation Filters for FPGA-Based Audio Digital-to-Analog Converters","publication_year":2022,"publication_date":"2022-10-24","ids":{"openalex":"https://openalex.org/W4311306035","doi":"https://doi.org/10.1109/icecs202256217.2022.9970966"},"language":"en","primary_location":{"id":"doi:10.1109/icecs202256217.2022.9970966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970966","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003805229","display_name":"Samuel Piche","orcid":null},"institutions":[{"id":"https://openalex.org/I63341726","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res","ror":"https://ror.org/02xrw9r68","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I63341726"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Samuel Piche","raw_affiliation_strings":["Universit&#x00E9; du Qu&#x00E9;bec &#x00E0; Trois-Rivi&#x00E8;res,Department of Electrical and Computer Engineering,Trois-Rivi&#x00E8;res,Qu\u00e9bec,Canada"],"affiliations":[{"raw_affiliation_string":"Universit&#x00E9; du Qu&#x00E9;bec &#x00E0; Trois-Rivi&#x00E8;res,Department of Electrical and Computer Engineering,Trois-Rivi&#x00E8;res,Qu\u00e9bec,Canada","institution_ids":["https://openalex.org/I63341726"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059513490","display_name":"Manouane Caza-Szoka","orcid":"https://orcid.org/0000-0001-7828-6166"},"institutions":[{"id":"https://openalex.org/I63341726","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res","ror":"https://ror.org/02xrw9r68","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I63341726"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manouane Caza-Szoka","raw_affiliation_strings":["Universit&#x00E9; du Qu&#x00E9;bec &#x00E0; Trois-Rivi&#x00E8;res,Department of Electrical and Computer Engineering,Trois-Rivi&#x00E8;res,Qu\u00e9bec,Canada"],"affiliations":[{"raw_affiliation_string":"Universit&#x00E9; du Qu&#x00E9;bec &#x00E0; Trois-Rivi&#x00E8;res,Department of Electrical and Computer Engineering,Trois-Rivi&#x00E8;res,Qu\u00e9bec,Canada","institution_ids":["https://openalex.org/I63341726"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000403420","display_name":"Messaoud Ahmed Ouameur","orcid":"https://orcid.org/0000-0003-1095-8012"},"institutions":[{"id":"https://openalex.org/I63341726","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res","ror":"https://ror.org/02xrw9r68","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I63341726"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Messaoud Ahmed Ouameur","raw_affiliation_strings":["Universit&#x00E9; du Qu&#x00E9;bec &#x00E0; Trois-Rivi&#x00E8;res,Department of Electrical and Computer Engineering,Trois-Rivi&#x00E8;res,Qu\u00e9bec,Canada"],"affiliations":[{"raw_affiliation_string":"Universit&#x00E9; du Qu&#x00E9;bec &#x00E0; Trois-Rivi&#x00E8;res,Department of Electrical and Computer Engineering,Trois-Rivi&#x00E8;res,Qu\u00e9bec,Canada","institution_ids":["https://openalex.org/I63341726"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020474914","display_name":"Daniel Massicotte","orcid":null},"institutions":[{"id":"https://openalex.org/I63341726","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res","ror":"https://ror.org/02xrw9r68","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I63341726"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Daniel Massicotte","raw_affiliation_strings":["Universit&#x00E9; du Qu&#x00E9;bec &#x00E0; Trois-Rivi&#x00E8;res,Department of Electrical and Computer Engineering,Trois-Rivi&#x00E8;res,Qu\u00e9bec,Canada"],"affiliations":[{"raw_affiliation_string":"Universit&#x00E9; du Qu&#x00E9;bec &#x00E0; Trois-Rivi&#x00E8;res,Department of Electrical and Computer Engineering,Trois-Rivi&#x00E8;res,Qu\u00e9bec,Canada","institution_ids":["https://openalex.org/I63341726"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5003805229"],"corresponding_institution_ids":["https://openalex.org/I63341726"],"apc_list":null,"apc_paid":null,"fwci":0.3206,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49607725,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6868239641189575},{"id":"https://openalex.org/keywords/polyphase-system","display_name":"Polyphase system","score":0.6097810864448547},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5741788744926453},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.5035061240196228},{"id":"https://openalex.org/keywords/analogue-filter","display_name":"Analogue filter","score":0.4634096324443817},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.4623154103755951},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.45791852474212646},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.45577195286750793},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44069185853004456},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.43417733907699585},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.3963732123374939},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3769870400428772},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2829000949859619},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14434051513671875},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11285474896430969},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.0832635760307312}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6868239641189575},{"id":"https://openalex.org/C96157337","wikidata":"https://www.wikidata.org/wiki/Q391639","display_name":"Polyphase system","level":2,"score":0.6097810864448547},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5741788744926453},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.5035061240196228},{"id":"https://openalex.org/C176046018","wikidata":"https://www.wikidata.org/wiki/Q359205","display_name":"Analogue filter","level":4,"score":0.4634096324443817},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.4623154103755951},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45791852474212646},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.45577195286750793},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44069185853004456},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.43417733907699585},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.3963732123374939},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3769870400428772},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2829000949859619},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14434051513671875},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11285474896430969},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0832635760307312}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs202256217.2022.9970966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970966","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1994810753","https://openalex.org/W2125930995","https://openalex.org/W2170269172","https://openalex.org/W3038506308","https://openalex.org/W3091752016"],"related_works":["https://openalex.org/W2084441690","https://openalex.org/W3119395483","https://openalex.org/W1606981643","https://openalex.org/W2052028629","https://openalex.org/W2810377961","https://openalex.org/W2046083070","https://openalex.org/W4308935600","https://openalex.org/W2031466325","https://openalex.org/W2612478943","https://openalex.org/W2109942901"],"abstract_inverted_index":{"This":[0],"paper":[1],"explores":[2],"the":[3,27,31,35,40,50,64,71,75,94,99,111,115],"implications":[4],"of":[5,34,133,139],"designing":[6],"and":[7,30,47],"implementing":[8],"a":[9,14,54,119],"high-quality":[10],"interpolation":[11,66],"filter":[12,36,41],"in":[13,63,93],"low-latency":[15],"digital":[16],"to":[17,89,105],"analog":[18],"converter":[19],"(DAC)":[20],"context.":[21],"The":[22,59,79,145],"main":[23],"finding":[24],"is":[25,61,70],"that":[26,73],"phase":[28,116],"delay":[29,117,138],"implementation":[32,80],"complexity":[33],"augment":[37],"sub-linearly":[38],"with":[39,85],"size.":[42],"To":[43],"achieve":[44],"high":[45],"quality":[46],"low":[48],"latency,":[49],"proposed":[51],"method":[52],"uses":[53,81],"multi-level":[55],"minimum-phase":[56],"finite-impulse-response":[57],"filter.":[58],"focus":[60],"given":[62,88],"first":[65],"stage":[67],"since":[68],"it":[69,103],"one":[72],"requires":[74],"sharpest":[76],"transition":[77],"band.":[78],"parallelized":[82],"polyphase":[83],"filters":[84,124],"special":[86],"attention":[87],"quantization.":[90],"Substantial":[91],"variations":[92],"coefficient's":[95],"amplitude":[96],"level":[97],"between":[98,118],"parallelization":[100],"branches":[101],"made":[102],"possible":[104],"use":[106],"different":[107],"quantization":[108],"while":[109],"reducing":[110],"overall":[112],"complexity.":[113],"Comparing":[114],"2046":[120],"anda":[121],"8184":[122],"coefficients":[123],"at":[125],"2":[126],"kHz":[127],"frequency":[128],"shows":[129],"an":[130,136],"increased":[131],"latency":[132],"0.67%":[134],"from":[135],"original":[137],"<tex":[140],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[141],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$66.9\\":[142],"\\mu\\mathrm{s}$</tex>":[143],".":[144],"system":[146],"was":[147],"implemented":[148],"on":[149],"System":[150],"Generator":[151],"for":[152],"DSP":[153],"(SysGen).":[154]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
