{"id":"https://openalex.org/W4311309804","doi":"https://doi.org/10.1109/icecs202256217.2022.9970901","title":"Reliability Analysis of Memristor Crossbar Routers: Collisions and On/off Ratio Requirement","display_name":"Reliability Analysis of Memristor Crossbar Routers: Collisions and On/off Ratio Requirement","publication_year":2022,"publication_date":"2022-10-24","ids":{"openalex":"https://openalex.org/W4311309804","doi":"https://doi.org/10.1109/icecs202256217.2022.9970901"},"language":"en","primary_location":{"id":"doi:10.1109/icecs202256217.2022.9970901","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970901","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":null,"any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101540000","display_name":"Junren Chen","orcid":"https://orcid.org/0000-0003-3606-9598"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I202697423","display_name":"University of Zurich","ror":"https://ror.org/02crff812","country_code":"CH","type":"education","lineage":["https://openalex.org/I202697423"]},{"id":"https://openalex.org/I12708293","display_name":"SIB Swiss Institute of Bioinformatics","ror":"https://ror.org/002n09z45","country_code":"CH","type":"funder","lineage":["https://openalex.org/I12708293"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Junren Chen","raw_affiliation_strings":["Institute of Neuroinformatics, University of Zurich and ETH Zurich,Switzerland","Institute of Neuroinformatics, University of Zurich and ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Institute of Neuroinformatics, University of Zurich and ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"]},{"raw_affiliation_string":"Institute of Neuroinformatics, University of Zurich and ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101962263","display_name":"Chenxi Wu","orcid":"https://orcid.org/0000-0002-7281-3655"},"institutions":[{"id":"https://openalex.org/I12708293","display_name":"SIB Swiss Institute of Bioinformatics","ror":"https://ror.org/002n09z45","country_code":"CH","type":"funder","lineage":["https://openalex.org/I12708293"]},{"id":"https://openalex.org/I202697423","display_name":"University of Zurich","ror":"https://ror.org/02crff812","country_code":"CH","type":"education","lineage":["https://openalex.org/I202697423"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Chenxi Wu","raw_affiliation_strings":["Institute of Neuroinformatics, University of Zurich and ETH Zurich,Switzerland","Institute of Neuroinformatics, University of Zurich and ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Institute of Neuroinformatics, University of Zurich and ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"]},{"raw_affiliation_string":"Institute of Neuroinformatics, University of Zurich and ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060241952","display_name":"Giacomo Indiveri","orcid":"https://orcid.org/0000-0002-7109-1689"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I202697423","display_name":"University of Zurich","ror":"https://ror.org/02crff812","country_code":"CH","type":"education","lineage":["https://openalex.org/I202697423"]},{"id":"https://openalex.org/I12708293","display_name":"SIB Swiss Institute of Bioinformatics","ror":"https://ror.org/002n09z45","country_code":"CH","type":"funder","lineage":["https://openalex.org/I12708293"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giacomo Indiveri","raw_affiliation_strings":["Institute of Neuroinformatics, University of Zurich and ETH Zurich,Switzerland","Institute of Neuroinformatics, University of Zurich and ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Institute of Neuroinformatics, University of Zurich and ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"]},{"raw_affiliation_string":"Institute of Neuroinformatics, University of Zurich and ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025696765","display_name":"Melika Payvand","orcid":"https://orcid.org/0000-0001-5400-067X"},"institutions":[{"id":"https://openalex.org/I202697423","display_name":"University of Zurich","ror":"https://ror.org/02crff812","country_code":"CH","type":"education","lineage":["https://openalex.org/I202697423"]},{"id":"https://openalex.org/I12708293","display_name":"SIB Swiss Institute of Bioinformatics","ror":"https://ror.org/002n09z45","country_code":"CH","type":"funder","lineage":["https://openalex.org/I12708293"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Melika Payvand","raw_affiliation_strings":["Institute of Neuroinformatics, University of Zurich and ETH Zurich,Switzerland","Institute of Neuroinformatics, University of Zurich and ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Institute of Neuroinformatics, University of Zurich and ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"]},{"raw_affiliation_string":"Institute of Neuroinformatics, University of Zurich and ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101540000"],"corresponding_institution_ids":["https://openalex.org/I12708293","https://openalex.org/I202697423","https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":1.9203,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86927145,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8673081994056702},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.719232439994812},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5448846220970154},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5442325472831726},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5424540638923645},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.5245585441589355},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4987316131591797},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4444039463996887},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4355045557022095},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.42441198229789734},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.41642093658447266},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.364641010761261},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28048527240753174},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2717387080192566},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.18583330512046814},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17106080055236816},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08316472172737122}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8673081994056702},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.719232439994812},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5448846220970154},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5442325472831726},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5424540638923645},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.5245585441589355},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4987316131591797},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4444039463996887},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4355045557022095},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.42441198229789734},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.41642093658447266},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.364641010761261},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28048527240753174},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2717387080192566},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.18583330512046814},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17106080055236816},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08316472172737122},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icecs202256217.2022.9970901","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970901","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:www.zora.uzh.ch:231252","is_oa":true,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306401281","display_name":"Zurich Open Repository and Archive (University of Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I202697423","host_organization_name":"University of Zurich","host_organization_lineage":["https://openalex.org/I202697423"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"Chen, Junren; Wu, Chenxi; Indiveri, Giacomo; Payvand, Melika  (2022). Reliability Analysis of Memristor Crossbar Routers: Collisions and On/off Ratio Requirement.  In: 2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Glasgow, United Kingdom, 24 October 2022 - 26 October 2022, 9970901.","raw_type":"Conference or Workshop Item"},{"id":"doi:10.5167/uzh-231252","is_oa":true,"landing_page_url":"https://doi.org/10.5167/uzh-231252","pdf_url":null,"source":{"id":"https://openalex.org/S7407051291","display_name":"Universit\u00e4t Z\u00fcrich, ZORA","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":""}],"best_oa_location":{"id":"pmh:oai:www.zora.uzh.ch:231252","is_oa":true,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306401281","display_name":"Zurich Open Repository and Archive (University of Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I202697423","host_organization_name":"University of Zurich","host_organization_lineage":["https://openalex.org/I202697423"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"Chen, Junren; Wu, Chenxi; Indiveri, Giacomo; Payvand, Melika  (2022). Reliability Analysis of Memristor Crossbar Routers: Collisions and On/off Ratio Requirement.  In: 2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Glasgow, United Kingdom, 24 October 2022 - 26 October 2022, 9970901.","raw_type":"Conference or Workshop Item"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4751366843","display_name":null,"funder_award_id":"876925","funder_id":"https://openalex.org/F4320327207","funder_display_name":"Electronic Components and Systems for European Leadership"},{"id":"https://openalex.org/G8288378532","display_name":null,"funder_award_id":"RPG 072021_03","funder_id":"https://openalex.org/F4320322725","funder_display_name":"China Scholarship Council"}],"funders":[{"id":"https://openalex.org/F4320322725","display_name":"China Scholarship Council","ror":"https://ror.org/04atp4p48"},{"id":"https://openalex.org/F4320327207","display_name":"Electronic Components and Systems for European Leadership","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1977773606","https://openalex.org/W2051736202","https://openalex.org/W2078177817","https://openalex.org/W2085205847","https://openalex.org/W2085743209","https://openalex.org/W2086709250","https://openalex.org/W2126903098","https://openalex.org/W2136288682","https://openalex.org/W2163288878","https://openalex.org/W2749476078","https://openalex.org/W2883593518","https://openalex.org/W3003821665","https://openalex.org/W3187180319","https://openalex.org/W6644772062"],"related_works":["https://openalex.org/W2015497999","https://openalex.org/W2171130799","https://openalex.org/W2144085790","https://openalex.org/W2015477599","https://openalex.org/W2548135880","https://openalex.org/W3177379469","https://openalex.org/W1568378063","https://openalex.org/W2516929886","https://openalex.org/W4317826599","https://openalex.org/W4253441086"],"abstract_inverted_index":{"Memristors":[0],"are":[1,73],"commonly":[2],"used":[3,22],"in":[4,38,88],"crossbar":[5,90],"arrays":[6],"as":[7,23,56,70],"\u201cin-memory":[8,24],"computing\u201d":[9],"elements":[10,26,37,72],"to":[11,27,60,102],"solve":[12],"the":[13,51,64,81,103,121,128,145],"von-Neumann":[14],"bottleneck":[15],"problem.":[16],"However,":[17],"they":[18],"can":[19],"also":[20],"be":[21],"routing\u201d":[25],"configure":[28],"on-chip":[29],"interconnection":[30],"schemes":[31],"and":[32,98,120,136,150],"route":[33],"signals":[34],"among":[35],"computing":[36,58],"configurable":[39],"multi-core":[40],"neuromorphic":[41],"processors.":[42],"While":[43],"there":[44,112],"has":[45],"been":[46],"a":[47,114,140],"significant":[48],"focus":[49],"on":[50,63,139,156],"use":[52],"of":[53,68,84,123,127,147],"memristive":[54,148],"devices":[55,87],"in-memory":[57],"elements,":[59],"date,":[61],"studies":[62],"fundamental":[65],"reliability":[66,82],"properties":[67,146],"memristors":[69],"routing":[71,89,95,117,131,153],"still":[74],"missing.":[75],"In":[76],"this":[77],"paper,":[78],"we":[79],"analyze":[80],"issues":[83],"using":[85],"these":[86],"arrays,":[91],"caused":[92],"by":[93],"sharing":[94,130],"resources":[96],"(collisions),":[97],"undesired":[99],"pulses":[100],"due":[101],"leakage":[104],"paths":[105],"(on/off":[106],"ratio":[107],"requirement).":[108],"We":[109,133],"show":[110],"that":[111],"is":[113],"trade-off":[115],"between":[116],"collision":[118],"probability":[119],"degree":[122],"connectivity":[124],"(i.e.,":[125],"fan-in)":[126],"receivers":[129],"channels.":[132],"provide":[134],"specifications":[135],"guidelines":[137],"based":[138,155],"theoretical":[141],"analysis":[142],"for":[143,151],"engineering":[144],"devices,":[149],"designing":[152],"systems":[154],"memristor":[157],"crossbars.":[158]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2026-04-06T07:47:59.780226","created_date":"2025-10-10T00:00:00"}