{"id":"https://openalex.org/W4311224382","doi":"https://doi.org/10.1109/icecs202256217.2022.9970813","title":"Feasibility of a Neural Network with Linearly Approximated Functions on Zynq FPGA","display_name":"Feasibility of a Neural Network with Linearly Approximated Functions on Zynq FPGA","publication_year":2022,"publication_date":"2022-10-24","ids":{"openalex":"https://openalex.org/W4311224382","doi":"https://doi.org/10.1109/icecs202256217.2022.9970813"},"language":"en","primary_location":{"id":"doi:10.1109/icecs202256217.2022.9970813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970813","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020392306","display_name":"Miroslav Skrbek","orcid":"https://orcid.org/0000-0003-1191-7298"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Miroslav Skrbek","raw_affiliation_strings":["Czech Technical University in Prague,Faculty of Information Technology,Department of Digital Design,Prague,Czech Republic","Department of Digital Design, Faculty of Information Technology, Czech Technical University in Prague, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Czech Technical University in Prague,Faculty of Information Technology,Department of Digital Design,Prague,Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"Department of Digital Design, Faculty of Information Technology, Czech Technical University in Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003084750","display_name":"Pavel Kubal\u00edk","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Pavel Kubalik","raw_affiliation_strings":["Czech Technical University in Prague,Faculty of Information Technology,Department of Digital Design,Prague,Czech Republic","Department of Digital Design, Faculty of Information Technology, Czech Technical University in Prague, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Czech Technical University in Prague,Faculty of Information Technology,Department of Digital Design,Prague,Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"Department of Digital Design, Faculty of Information Technology, Czech Technical University in Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020392306"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":0.4158,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.58834303,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8782618045806885},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7231241464614868},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.7067139148712158},{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.6562324166297913},{"id":"https://openalex.org/keywords/scripting-language","display_name":"Scripting language","score":0.6060160398483276},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4984161853790283},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.4729720652103424},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.44253793358802795},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42288699746131897},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3702029585838318},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.32456982135772705},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12450450658798218}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8782618045806885},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7231241464614868},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.7067139148712158},{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.6562324166297913},{"id":"https://openalex.org/C61423126","wikidata":"https://www.wikidata.org/wiki/Q187432","display_name":"Scripting language","level":2,"score":0.6060160398483276},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4984161853790283},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.4729720652103424},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.44253793358802795},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42288699746131897},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3702029585838318},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.32456982135772705},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12450450658798218},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs202256217.2022.9970813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970813","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W2064675550","https://openalex.org/W2194775991","https://openalex.org/W2952499714","https://openalex.org/W2963037989","https://openalex.org/W3120740533","https://openalex.org/W6637373629","https://openalex.org/W6687483927"],"related_works":["https://openalex.org/W3023169329","https://openalex.org/W4389470870","https://openalex.org/W2782165897","https://openalex.org/W1582950852","https://openalex.org/W4300438041","https://openalex.org/W2054104202","https://openalex.org/W2139703748","https://openalex.org/W2761254753","https://openalex.org/W1024825291","https://openalex.org/W2188981919"],"abstract_inverted_index":{"This":[0],"paper":[1],"is":[2],"focused":[3],"on":[4,15,33,95,121],"the":[5,44,53,60,63,86,100,110,122,128,138,141],"feasibility":[6,129],"of":[7,62,88,124,130,140],"a":[8,29,70,74,89,96],"neural":[9,30,37,80,105],"network":[10,31,106],"with":[11],"linearly":[12,22],"approximated":[13,23],"functions":[14,25],"modern":[16],"FPGA.":[17,35],"An":[18],"approximate":[19],"multiplier":[20],"and":[21,41,78,116,127],"activation":[24],"were":[26,50],"used":[27],"for":[28,73],"implemented":[32],"Zynq":[34],"The":[36,47,82,104,114,132],"model":[38,48,55,65],"was":[39],"created":[40],"learned":[42],"in":[43,66,85],"TensorFlow":[45],"framework.":[46],"parameters":[49],"extracted":[51],"from":[52],"Keras":[54],"by":[56],"Python":[57],"scripts,":[58],"including":[59],"generation":[61],"hardware-accurate":[64],"C++.":[67],"We":[68],"proposed":[69],"novel":[71],"architecture":[72],"fully":[75],"functional,":[76],"layered,":[77],"configurable":[79],"network.":[81],"Vivado":[83],"design":[84,107],"form":[87],"PYNQ":[90],"overlay":[91],"has":[92],"been":[93],"tested":[94],"PYNQ-Z2":[97],"board":[98],"under":[99],"Linux":[101],"operating":[102],"system.":[103],"runs":[108],"at":[109,137],"100MHz":[111],"clock":[112],"frequency.":[113],"synthesis":[115],"implementation":[117],"provided":[118],"valuable":[119],"information":[120],"consumption":[123],"FPGA":[125],"resources":[126],"implementation.":[131],"results":[133],"can":[134],"be":[135],"found":[136],"end":[139],"paper.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}