{"id":"https://openalex.org/W4311224093","doi":"https://doi.org/10.1109/icecs202256217.2022.9970788","title":"8-bit Partial Magnitude Comparator for Spike Generation in the Leaky Integrate-and-Fire Neuron Model using Gate-Diffusion-Input Logic Gates","display_name":"8-bit Partial Magnitude Comparator for Spike Generation in the Leaky Integrate-and-Fire Neuron Model using Gate-Diffusion-Input Logic Gates","publication_year":2022,"publication_date":"2022-10-24","ids":{"openalex":"https://openalex.org/W4311224093","doi":"https://doi.org/10.1109/icecs202256217.2022.9970788"},"language":"en","primary_location":{"id":"doi:10.1109/icecs202256217.2022.9970788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970788","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058485622","display_name":"Philippe-Olivier Beaulieu","orcid":null},"institutions":[{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Philippe-Olivier Beaulieu","raw_affiliation_strings":["Ecole de technologie sup&#x00E9;rieure,Department of Electrical Engineering,Montr&#x00E9;al,Canada"],"affiliations":[{"raw_affiliation_string":"Ecole de technologie sup&#x00E9;rieure,Department of Electrical Engineering,Montr&#x00E9;al,Canada","institution_ids":["https://openalex.org/I9736820"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058919102","display_name":"Fr\u00e9d\u00e9ric Nabki","orcid":"https://orcid.org/0000-0002-2281-7172"},"institutions":[{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Frederic Nabki","raw_affiliation_strings":["Ecole de technologie sup&#x00E9;rieure,Department of Electrical Engineering,Montr&#x00E9;al,Canada"],"affiliations":[{"raw_affiliation_string":"Ecole de technologie sup&#x00E9;rieure,Department of Electrical Engineering,Montr&#x00E9;al,Canada","institution_ids":["https://openalex.org/I9736820"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057702106","display_name":"Mounir Boukadoum","orcid":"https://orcid.org/0000-0002-4894-2350"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mounir Boukadoum","raw_affiliation_strings":["Universit&#x00E9; du Qu&#x00E9;bec &#x00E0; Montr&#x00E9;al,Department of Computer Science,Montr&#x00E9;al,Canada"],"affiliations":[{"raw_affiliation_string":"Universit&#x00E9; du Qu&#x00E9;bec &#x00E0; Montr&#x00E9;al,Department of Computer Science,Montr&#x00E9;al,Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058485622"],"corresponding_institution_ids":["https://openalex.org/I9736820"],"apc_list":null,"apc_paid":null,"fwci":0.3219,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44653676,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.719646155834198},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.7177011966705322},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7176884412765503},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7175893187522888},{"id":"https://openalex.org/keywords/spike","display_name":"Spike (software development)","score":0.5775083899497986},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5201564431190491},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5024149417877197},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4561211168766022},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3456268608570099},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3091292083263397},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2683601975440979},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2610112428665161},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1407848298549652},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10742577910423279}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.719646155834198},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.7177011966705322},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7176884412765503},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7175893187522888},{"id":"https://openalex.org/C2781390188","wikidata":"https://www.wikidata.org/wiki/Q25203449","display_name":"Spike (software development)","level":2,"score":0.5775083899497986},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5201564431190491},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5024149417877197},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4561211168766022},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3456268608570099},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3091292083263397},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2683601975440979},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2610112428665161},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1407848298549652},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10742577910423279},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs202256217.2022.9970788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970788","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:espace2.etsmtl.ca:26100","is_oa":false,"landing_page_url":"https://espace2.etsmtl.ca/id/eprint/26100/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402392","display_name":"Espace \u00c9TS (ETS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1341030882","host_organization_name":"Educational Testing Service","host_organization_lineage":["https://openalex.org/I1341030882"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Compte rendu de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1604973310","https://openalex.org/W1992944096","https://openalex.org/W2076964542","https://openalex.org/W2104408907","https://openalex.org/W2127696501","https://openalex.org/W2596998695","https://openalex.org/W2775637085","https://openalex.org/W2783525259","https://openalex.org/W2888850715","https://openalex.org/W2898323475","https://openalex.org/W2953235111","https://openalex.org/W3022923986","https://openalex.org/W3043133474","https://openalex.org/W3104353813","https://openalex.org/W3199024492","https://openalex.org/W4226311059","https://openalex.org/W4285309492"],"related_works":["https://openalex.org/W2542565870","https://openalex.org/W3089892344","https://openalex.org/W2012951121","https://openalex.org/W3081559266","https://openalex.org/W3160415743","https://openalex.org/W2960220682","https://openalex.org/W4313442939","https://openalex.org/W4386227293","https://openalex.org/W4372267706","https://openalex.org/W2885510266"],"abstract_inverted_index":{"In":[0],"an":[1,96,122,136,145],"effort":[2],"to":[3,20,29,158],"reduce":[4],"the":[5,31,71,82,164,168],"power":[6,124,147],"consumption":[7],"required":[8],"by":[9],"artificial":[10],"intelligence":[11],"algorithms,":[12],"many":[13],"works":[14],"take":[15],"inspiration":[16],"from":[17,95,107],"biological":[18],"neurons":[19],"develop":[21],"spiking":[22,76,91,142,161,174],"neural":[23,35,77,175],"networks":[24],"(SNN).":[25],"The":[26,102,141],"idea":[27],"is":[28,93,105,163],"replace":[30],"currently":[32],"used":[33],"continuous":[34],"output":[36],"functions":[37],"with":[38],"low-energy":[39],"spikes":[40],"that":[41],"are":[42],"sparse":[43],"in":[44,49,117],"time.":[45],"However,":[46],"although":[47],"possible":[48],"simulation,":[50],"SNNs":[51],"do":[52],"not":[53],"run":[54],"efficiently":[55],"on":[56,81],"current":[57],"hardware":[58],"such":[59],"as":[60],"FPGAs,":[61],"CPUs,":[62],"or":[63],"GPUs.":[64],"This":[65,160],"work":[66],"presents":[67],"a":[68,74,131,171],"foundation":[69],"for":[70],"development":[72],"of":[73,125,139,148,170],"neuromorphic":[75],"network":[78,176],"processor":[79],"based":[80],"Leaky":[83],"Integrate-and-Fire":[84],"(LIF)":[85],"neuron":[86],"model.":[87],"A":[88],"low-power":[89],"digital":[90],"circuit":[92,143,162],"designed":[94],"8-bit":[97,103],"partial":[98],"magnitude":[99],"comparator":[100],"(PMC).":[101],"PMC":[104],"made":[106],"modified":[108],"Gate":[109],"Diffusion":[110],"Input":[111],"(m-GDI)":[112],"logic":[113],"gates.":[114],"When":[115],"implemented":[116],"65nm":[118],"CMOS,":[119],"it":[120],"achieves":[121],"average":[123,137,146],"<tex":[126,149],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[127,150],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$4.51\\mu":[128],"W$</tex>":[129,152],"at":[130,156],"1.2":[132],"V":[133],"supply,":[134],"and":[135,153],"delay":[138],"80.32ps.":[140],"has":[144],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$6.861\\mu":[151],"can":[154],"operate":[155],"up":[157],"14.28GHz.":[159],"first":[165],"step":[166],"towards":[167],"realization":[169],"large-scale":[172],"synchronous":[173],"processor.":[177]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}