{"id":"https://openalex.org/W4311224100","doi":"https://doi.org/10.1109/icecs202256217.2022.9970771","title":"Mitigating the Impact of Variability in NCFET-based Coupled-Oscillator Networks Applications","display_name":"Mitigating the Impact of Variability in NCFET-based Coupled-Oscillator Networks Applications","publication_year":2022,"publication_date":"2022-10-24","ids":{"openalex":"https://openalex.org/W4311224100","doi":"https://doi.org/10.1109/icecs202256217.2022.9970771"},"language":"en","primary_location":{"id":"doi:10.1109/icecs202256217.2022.9970771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970771","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101455624","display_name":"Juan N\u00fa\u00f1ez","orcid":"https://orcid.org/0000-0002-0279-9472"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Juan Nunez","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla),Seville,Spain,41092"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla),Seville,Spain,41092","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054764590","display_name":"Simon Thomann","orcid":"https://orcid.org/0000-0002-7902-9353"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Simon Thomann","raw_affiliation_strings":["University of Stuttgart,Semiconductor Test and Reliability (STAR),Germany","Semiconductor Test and Reliability (STAR), University of Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart,Semiconductor Test and Reliability (STAR),Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059133190","display_name":"Hussam Amrouch","orcid":"https://orcid.org/0000-0002-5649-3102"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hussam Amrouch","raw_affiliation_strings":["University of Stuttgart,Semiconductor Test and Reliability (STAR),Germany","Semiconductor Test and Reliability (STAR), University of Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart,Semiconductor Test and Reliability (STAR),Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031060766","display_name":"M.J. Avedillo","orcid":"https://orcid.org/0000-0002-8345-8441"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Maria J. Avedillo","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla),Seville,Spain,41092"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla),Seville,Spain,41092","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101455624"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.3222,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4468315,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6469463109970093},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.616929292678833},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5698874592781067},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5210415720939636},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5063036680221558},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5007808208465576},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4945654571056366},{"id":"https://openalex.org/keywords/negative-impedance-converter","display_name":"Negative impedance converter","score":0.4888743758201599},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.48821523785591125},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4639289975166321},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3735354542732239},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3208636939525604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2500195801258087},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1819978952407837},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12731295824050903},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11873328685760498}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6469463109970093},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.616929292678833},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5698874592781067},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5210415720939636},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5063036680221558},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5007808208465576},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4945654571056366},{"id":"https://openalex.org/C7729237","wikidata":"https://www.wikidata.org/wiki/Q1724261","display_name":"Negative impedance converter","level":4,"score":0.4888743758201599},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.48821523785591125},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4639289975166321},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3735354542732239},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3208636939525604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2500195801258087},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1819978952407837},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12731295824050903},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11873328685760498},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C144655898","wikidata":"https://www.wikidata.org/wiki/Q1161128","display_name":"Voltage source","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs202256217.2022.9970771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9970771","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1996643452","https://openalex.org/W2523145965","https://openalex.org/W2584854893","https://openalex.org/W2756407258","https://openalex.org/W2904923420","https://openalex.org/W2913653882","https://openalex.org/W2923545669","https://openalex.org/W2997883506","https://openalex.org/W3004581987","https://openalex.org/W3005637380","https://openalex.org/W3024722044","https://openalex.org/W3048392664","https://openalex.org/W3087423327","https://openalex.org/W3091112425","https://openalex.org/W3091198502","https://openalex.org/W4231972298"],"related_works":["https://openalex.org/W2354985527","https://openalex.org/W1753561925","https://openalex.org/W1993659809","https://openalex.org/W3160714115","https://openalex.org/W3086500945","https://openalex.org/W2005959124","https://openalex.org/W2294484858","https://openalex.org/W1965225743","https://openalex.org/W2883136681","https://openalex.org/W1969427150"],"abstract_inverted_index":{"Coupled":[0,22],"oscillators":[1],"are":[2],"attracting":[3],"increasing":[4],"interest":[5],"because":[6],"of":[7,33,44,67,76,102,115,123,134],"their":[8,65],"potential":[9,43],"to":[10,119],"perform":[11],"computation":[12],"efficiently,":[13],"enabling":[14],"new":[15],"applications":[16,51],"in":[17,89],"computing":[18],"and":[19,127],"information":[20],"processing.":[21],"nano-oscillator":[23],"implementations":[24],"using":[25,78],"emerging":[26],"devices":[27,80],"have":[28],"arisen,":[29],"but":[30],"the":[31,61,74,86,100,113,121,132],"immaturity":[32],"these":[34,79,135],"technologies":[35],"has":[36,52],"allowed":[37],"only":[38],"simple":[39],"experimental":[40],"demonstrations.":[41],"The":[42],"Negative":[45],"Capacitance":[46],"FET":[47],"(NCFET)":[48],"for":[49,107],"such":[50],"recently":[53],"been":[54],"recognized,":[55],"which":[56],"is":[57],"a":[58],"step":[59],"towards":[60],"physical":[62],"realization":[63],"given":[64],"ease":[66],"co-integration":[68],"with":[69],"commercial":[70],"CMOS":[71],"technologies.":[72],"However,":[73],"design":[75,101],"circuits":[77,136],"can":[81],"be":[82],"seriously":[83],"compromised":[84],"by":[85],"variability":[87,126],"inherent":[88],"them.":[90],"In":[91],"this":[92,97],"paper,":[93],"we":[94],"will":[95],"highlight":[96],"problem":[98],"through":[99],"an":[103],"oscillatory":[104],"neural":[105],"network":[106],"pattern":[108],"recognition":[109],"applications.":[110],"We":[111],"propose":[112],"application":[114],"subharmonic":[116],"injection":[117],"mechanisms":[118],"mitigate":[120],"impact":[122],"NCFET":[124],"transistor":[125],"present":[128],"results":[129],"showing":[130],"that":[131],"performance":[133],"improves":[137],"significantly.":[138]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}