{"id":"https://openalex.org/W2913462106","doi":"https://doi.org/10.1109/icecs.2018.8618056","title":"Design of CMOS OTAs with Settling-Time Constraints","display_name":"Design of CMOS OTAs with Settling-Time Constraints","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2913462106","doi":"https://doi.org/10.1109/icecs.2018.8618056","mag":"2913462106"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8618056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043263679","display_name":"Gianluca Giustolisi","orcid":"https://orcid.org/0000-0002-2181-2169"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gianluca Giustolisi","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica Elettronica e Informatica, Universit\u00e0 degli Studi di Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e Informatica, Universit\u00e0 degli Studi di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica Elettronica e Informatica, Universit\u00e0 degli Studi di Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e Informatica, Universit\u00e0 degli Studi di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043263679"],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16661668,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"505","last_page":"508"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/settling","display_name":"Settling","score":0.8406140208244324},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.7769650220870972},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7267700433731079},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5688366293907166},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.552906334400177},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.517212986946106},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5137625932693481},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45780515670776367},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4160369634628296},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2522240877151489},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.1515117883682251}],"concepts":[{"id":"https://openalex.org/C173209714","wikidata":"https://www.wikidata.org/wiki/Q923906","display_name":"Settling","level":2,"score":0.8406140208244324},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.7769650220870972},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7267700433731079},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5688366293907166},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.552906334400177},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.517212986946106},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5137625932693481},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45780515670776367},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4160369634628296},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2522240877151489},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.1515117883682251},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2018.8618056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1934684263","https://openalex.org/W1979179752","https://openalex.org/W1990147374","https://openalex.org/W2061522778","https://openalex.org/W2067402917","https://openalex.org/W2095681382","https://openalex.org/W2139144515","https://openalex.org/W2169238252","https://openalex.org/W2346639485"],"related_works":["https://openalex.org/W1431544135","https://openalex.org/W2079208387","https://openalex.org/W2315908612","https://openalex.org/W2315186994","https://openalex.org/W4242417732","https://openalex.org/W2087757064","https://openalex.org/W2080005519","https://openalex.org/W2124144567","https://openalex.org/W2070694218","https://openalex.org/W2532822217"],"abstract_inverted_index":{"In":[0],"this":[1],"communication":[2],"we":[3],"propose":[4],"an":[5],"approach":[6,18,37],"for":[7],"the":[8,21,41],"design":[9,17,34,42],"of":[10,31,44],"CMOS":[11,47],"amplifiers":[12],"with":[13],"settling-time":[14],"constraints.":[15],"The":[16,36],"ensures":[19],"that":[20],"settling":[22],"time":[23],"constraint":[24],"is":[25,38],"satisfied":[26],"under":[27],"any":[28],"statistical":[29],"fluctuation":[30],"process":[32],"or":[33],"parameters.":[35],"validated":[39],"through":[40],"example":[43],"a":[45],"three-stage":[46],"amplifier.":[48]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}