{"id":"https://openalex.org/W2913165060","doi":"https://doi.org/10.1109/icecs.2018.8618051","title":"Redundant SAR ADCs with Split-capacitor DAC","display_name":"Redundant SAR ADCs with Split-capacitor DAC","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2913165060","doi":"https://doi.org/10.1109/icecs.2018.8618051","mag":"2913165060"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8618051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078655536","display_name":"Antonio Lopez-Angulo","orcid":"https://orcid.org/0000-0002-4548-3638"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Antonio Lopez-Angulo","raw_affiliation_strings":["Instituto de Microelectronica de Sevilla IMSE-CNM, CSIC - Universidad de Sevilla, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectronica de Sevilla IMSE-CNM, CSIC - Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072282417","display_name":"Antonio Gin\u00e9s","orcid":"https://orcid.org/0000-0001-5272-5802"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Gines","raw_affiliation_strings":["Instituto de Microelectronica de Sevilla IMSE-CNM, CSIC - Universidad de Sevilla, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectronica de Sevilla IMSE-CNM, CSIC - Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091600572","display_name":"E. Peral\u00edas","orcid":"https://orcid.org/0000-0003-0629-0785"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eduardo Peralias","raw_affiliation_strings":["Instituto de Microelectronica de Sevilla IMSE-CNM, CSIC - Universidad de Sevilla, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectronica de Sevilla IMSE-CNM, CSIC - Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066990447","display_name":"A. Rueda","orcid":"https://orcid.org/0000-0003-4564-9359"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Adoracion Rueda","raw_affiliation_strings":["Instituto de Microelectronica de Sevilla IMSE-CNM, CSIC - Universidad de Sevilla, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectronica de Sevilla IMSE-CNM, CSIC - Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078655536"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.4358,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.62280114,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"801","last_page":"804"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.8692877292633057},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7665364146232605},{"id":"https://openalex.org/keywords/weighting","display_name":"Weighting","score":0.7177245616912842},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5969800353050232},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.5768550634384155},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5502899289131165},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5080657005310059},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5056746006011963},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26490920782089233},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2340041697025299},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08250227570533752}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.8692877292633057},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7665364146232605},{"id":"https://openalex.org/C183115368","wikidata":"https://www.wikidata.org/wiki/Q856577","display_name":"Weighting","level":2,"score":0.7177245616912842},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5969800353050232},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.5768550634384155},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5502899289131165},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5080657005310059},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5056746006011963},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26490920782089233},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2340041697025299},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08250227570533752},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2018.8618051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1999118881","https://openalex.org/W2052276427","https://openalex.org/W2107169806","https://openalex.org/W2125521827","https://openalex.org/W2171146006","https://openalex.org/W2564345649","https://openalex.org/W2802617484"],"related_works":["https://openalex.org/W2180954594","https://openalex.org/W2052835778","https://openalex.org/W2049003611","https://openalex.org/W2127804977","https://openalex.org/W2108418243","https://openalex.org/W164103134","https://openalex.org/W2787352659","https://openalex.org/W1970611213","https://openalex.org/W4206560911","https://openalex.org/W2109469245"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,37],"unified":[4],"formulation":[5,94],"for":[6,19,50,63],"Successive":[7],"Approximation":[8],"Register":[9],"(SAR)":[10],"ADCs":[11],"with":[12,55],"split-capacitor":[13],"arrays":[14,45],"and":[15,24,100],"provides":[16],"explicit":[17],"expressions":[18,60],"the":[20,25,29,40,44,58,67,70,76,80,84],"relationships":[21],"between":[22],"capacitors":[23],"weighting":[26],"coefficients":[27],"in":[28,43,79],"digital":[30],"correction":[31],"logic.":[32],"Thanks":[33],"to":[34],"this":[35],"formulation,":[36],"study":[38],"of":[39,69,83],"voltage":[41,77],"excursions":[42],"can":[46],"be":[47],"carried":[48],"out":[49],"ADC":[51],"schemes":[52],"without":[53],"or":[54],"redundancy.":[56],"Also,":[57],"closed-form":[59],"result":[61],"suitable":[62],"design":[64],"decisions":[65],"allowing":[66],"estimation":[68],"optimum":[71],"limiting":[72],"capacitor":[73,89],"that":[74],"controls":[75],"excursion":[78],"floating":[81],"node":[82],"Least":[85],"Significant":[86],"Bit":[87],"(LSB)":[88],"array.":[90],"The":[91],"proposed":[92],"hardware-based":[93],"has":[95],"been":[96],"verified":[97],"by":[98],"behavioral":[99],"electrical":[101],"simulations.":[102]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}