{"id":"https://openalex.org/W2914070047","doi":"https://doi.org/10.1109/icecs.2018.8618048","title":"Design Space Exploration for Approximate Implementations of Arithmetic Data Path Primitives","display_name":"Design Space Exploration for Approximate Implementations of Arithmetic Data Path Primitives","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2914070047","doi":"https://doi.org/10.1109/icecs.2018.8618048","mag":"2914070047"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8618048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055549968","display_name":"Luk\u00e1\u0161 Sekanina","orcid":"https://orcid.org/0000-0002-2693-9011"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Lukas Sekanina","raw_affiliation_strings":["Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno, Czech Republic","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071584701","display_name":"Vojt\u011bch Mr\u00e1zek","orcid":"https://orcid.org/0000-0002-9399-9313"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vojtech Mrazek","raw_affiliation_strings":["Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno, Czech Republic","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086941203","display_name":"Zden\u011bk Va\u0161\u00ed\u010dek","orcid":"https://orcid.org/0000-0002-2279-5217"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zdenek Vasicek","raw_affiliation_strings":["Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno, Czech Republic","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5055549968"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16817012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"377","last_page":"380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8462579846382141},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6669527888298035},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6363499760627747},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5914536714553833},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5468373894691467},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.49985766410827637},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.45411965250968933},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.43435633182525635},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38266894221305847},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3285183012485504},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30739760398864746}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8462579846382141},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6669527888298035},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6363499760627747},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5914536714553833},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5468373894691467},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.49985766410827637},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.45411965250968933},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.43435633182525635},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38266894221305847},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3285183012485504},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30739760398864746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2018.8618048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1986192284","https://openalex.org/W1996431812","https://openalex.org/W2135089667","https://openalex.org/W2612139336","https://openalex.org/W2619638368","https://openalex.org/W2742536119","https://openalex.org/W2775114336","https://openalex.org/W4229947305","https://openalex.org/W6646868521","https://openalex.org/W6737163302"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2015457513","https://openalex.org/W2013839957","https://openalex.org/W3196607417"],"abstract_inverted_index":{"While":[0],"a":[1,56,63,83,98],"detailed":[2,57],"analysis":[3,58],"of":[4,59,78,90,94,101,105],"various":[5],"approximation":[6,60],"strategies":[7],"for":[8],"elementary":[9],"arithmetic":[10,29,72],"circuits":[11,73,108],"(such":[12,33],"as":[13,34],"adders":[14],"and":[15,51],"multipliers)":[16],"is":[17,25,44,67],"widely":[18],"covered":[19],"in":[20,75],"the":[21],"literature,":[22],"much":[23],"less":[24],"known":[26],"about":[27],"approximate":[28,71,79,92,102,106],"data":[30],"path":[31],"primitives":[32],"Dot":[35],"Product":[36],"(DP)":[37],"to":[38,46,86],"name":[39],"one":[40],"example)":[41],"because":[42],"it":[43],"difficult":[45],"exactly":[47],"analyze":[48],"their":[49],"error":[50],"other":[52],"parameters.":[53],"We":[54,81],"provide":[55],"options":[61],"if":[62],"two-dimensional":[64],"DP":[65,95,107],"circuit":[66],"implemented":[68],"using":[69],"pre-characterized":[70],"available":[74],"existing":[76],"libraries":[77],"circuits.":[80],"propose":[82],"method":[84],"capable":[85],"cheaply":[87],"estimate":[88],"properties":[89],"candidate":[91],"implementations":[93],"circuit.":[96],"By":[97],"careful":[99],"selection":[100],"components,":[103],"hundreds":[104],"showing":[109],"excellent":[110],"tradeoffs":[111],"between":[112],"key":[113],"design":[114],"objectives":[115],"were":[116],"obtained.":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}