{"id":"https://openalex.org/W2913093995","doi":"https://doi.org/10.1109/icecs.2018.8618029","title":"All-Digital-Very-Scalable-ADC TAD Showing Scaling-Effect in 40/16nm-CMOS Technology","display_name":"All-Digital-Very-Scalable-ADC TAD Showing Scaling-Effect in 40/16nm-CMOS Technology","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2913093995","doi":"https://doi.org/10.1109/icecs.2018.8618029","mag":"2913093995"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8618029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618029","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100845049","display_name":"Takamoto Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132650","display_name":"Denso (Japan)","ror":"https://ror.org/04hkpfa76","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210132650"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Takamoto Watanabe","raw_affiliation_strings":["DENSO CORPORATION, Kariya, Japan"],"affiliations":[{"raw_affiliation_string":"DENSO CORPORATION, Kariya, Japan","institution_ids":["https://openalex.org/I4210132650"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5100845049"],"corresponding_institution_ids":["https://openalex.org/I4210132650"],"apc_list":null,"apc_paid":null,"fwci":0.3863,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65131729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"105","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8557256460189819},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.6200897693634033},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5234634280204773},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5120158791542053},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.46624723076820374},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4410548210144043},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.43813151121139526},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43238216638565063},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3674517869949341},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3608730435371399},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3392102122306824},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.11488911509513855}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8557256460189819},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.6200897693634033},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5234634280204773},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5120158791542053},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.46624723076820374},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4410548210144043},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.43813151121139526},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43238216638565063},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3674517869949341},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3608730435371399},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3392102122306824},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.11488911509513855},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2018.8618029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618029","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1983128177","https://openalex.org/W2009532400","https://openalex.org/W2054056691","https://openalex.org/W2063619869","https://openalex.org/W2087201176","https://openalex.org/W2292965952","https://openalex.org/W2512613148","https://openalex.org/W2586611887","https://openalex.org/W2587630113","https://openalex.org/W2587931883","https://openalex.org/W2744238789"],"related_works":["https://openalex.org/W2181446147","https://openalex.org/W828573108","https://openalex.org/W2303580201","https://openalex.org/W2343732178","https://openalex.org/W2902286438","https://openalex.org/W2962875264","https://openalex.org/W2098063201","https://openalex.org/W3108654021","https://openalex.org/W3080615287","https://openalex.org/W2593673546"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,120],"all-digital-very-scalable-ADC":[4],"TAD":[5,25,129],"(Time":[6],"A/D":[7],"converter)":[8],"with":[9,46,58,88,91,130],"time-domain":[10],"processing":[11],"in":[12,22,35,69,97,122],"order":[13],"to":[14,32,62,65,76,107,126],"achieve":[15],"future":[16,141],"RF-digitization":[17],"for":[18,140],"a":[19,71,83,110],"carrier":[20],"converter":[21],"automotive":[23],"applications.":[24],"is":[26,74,116],"very":[27,137],"scalable":[28],"and":[29,39,55,94],"durable":[30],"due":[31],"all-digital":[33],"architecture,":[34],"which":[36],"its":[37,66],"speed":[38],"resolution":[40],"can":[41,133],"automatically":[42],"be":[43,134],"improved":[44],"along":[45],"technology":[47,52],"advances,":[48],"confirmed":[49,118],"using":[50,119],"the":[51],"of":[53,82,109],"40nm":[54],"16nm-CMOS":[56],"compared":[57,106],"that":[59],"from":[60],"800":[61],"65nm-CMOS.":[63],"Thanks":[64],"small":[67],"area":[68],"40nm-CMOS,":[70],"TAD-parallel":[72],"structure":[73],"effective":[75],"employ":[77],"CKES":[78],"(clock-edge-shift)":[79],"construction":[80],"consisting":[81],"single":[84],"RDL":[85,121],"(ring-delay-line)":[86],"together":[87],"four":[89],"TAD-modules":[90],"L&E":[92],"(latch-and-encoder)":[93],"subtractor,":[95],"resulting":[96],"2-bit":[98],"higher":[99],"voltage-resolution":[100],"such":[101],"as":[102,136],"1.5mV/LSB":[103],"at":[104],"1GS/s":[105],"6mV/LSB":[108],"single-type":[111],"TAD.":[112],"Furthermore,":[113],"3.2mV/LSB":[114],"(1GS/s)":[115],"also":[117],"16nm-FinFET":[123],"CMOS.":[124],"According":[125],"these":[127],"results,":[128],"finer":[131],"technologies":[132],"expected":[135],"fast":[138],"ADC":[139],"RF-digitization.":[142]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
